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Abstract
With the growth of electricity demand and renewable energy power source, power
converter becomes a more and more significant component in electrical power systems.
The requirement of the power converter controller is to produce an accurate and
low-distorted voltage or current under different load conditions. Although the
conventional controller can meet the requirement of some applications, it requires
accurate knowledge of the system model and cannot provide a satisfactory result
especially under nonlinear loads or sudden load change. Repetitive control (RC)
presents an attractive solution to achieve excellent steady-state tracking error and
low total harmonic distortion for periodic signals, and it is increasingly applied to
power converter systems.
However, there are still some limitations or requirements of RC when it is applied
to power electronics system: first, RC requires the system sampling frequency is a
fixed value and needs to be an integral multiple of the reference frequency; second,
low controller sampling frequency results in low phase lead compensation resolution
in RC, which leads to control inaccuracy; third, conventional RC does not have
frequency adaptability to reference frequency fluctuation, and even a small reference
frequency fluctuation can lead to severe performance degradation.
To overcome the conventional RC limitations, two advanced design methods are
proposed in the thesis: fractional order delay and virtual variable sampling. The
method of fractional order delay approximates the non-integer delay part by building
a finite impulse response filter. This improved method is not only able to be applied on
a period delay unit but also on phase-lead compensation. The accurate period delay
v
and phase lead compensation show a noticeable improvement in RC performance.
Although fractional order delay can meet the requirement on most of the applications,
it also has a minimal adjustable range on the reference frequency. To achieve an
essential solution to this problem, the virtual variable sampling (VVS) method is
developed. The VVS approximates a variable sampling unit instead of the fixed
system unit for RC and its filters, in which RC is able to be frequency adaptive.
Comparing with the method of fractional order delay, the VVS method can provide
a much more extensive adjustable range on the reference frequency.
Based on the system performance under the conventional controller, power
converter always has uneven distortion distribution. To further improve the stability
and eliminate harmonic distortions efficiently, two selective harmonic RC schemes
are introduced - nk ± m order harmonic RC and DFT-based selective harmonic
RC. However, these selective RC schemes also suffer from the particular requirement
of system sampling frequency and low reference frequency adaptability. Applying
VVS methods on these two schemes can effectively present an improvement on their
frequency adaptability. To verify the proposed methods’ effectiveness, a complete
series of power electronics applications are carried out. These applications include
single-phase and three-phase DC/AC power converter, single-phase AC/DC power
converter, and single-phase grid-connected power converter. The detailed system
modeling and the proposed RC schemes are presented for each power electronics
application.
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Chapter 1
Introduction
In this chapter, Section 1.1 discusses the background and motivation of the research.
The literature review summarizes the state-of-art control methods of power electronics
in Section 1.2. The contributions of the thesis are presented in Section 1.3, which is
followed by the thesis organization in Section 1.4.
1.1 Background and motivation
1.1.1 Overview of power consumption and renewable energy
development
Nowadays, electrical consumption is continuously increasing as more and more human
activities rely on electricity. Energy capacity from renewable energy sources such as
wind, solar, biomass and geothermal are also taking increasingly more percentage
of the entire electricity capacity [1]. Based on REN21’s 2016 report, renewable
energy contributed 19.2% to the global generation of electricity in 2014 and 2015
[2]. Renewable energy already reached a record 141 gigawatts in the United States
at the end of 2016 as shown in Fig. 1.1
A distributed power system as an example shown in Fig. 1.2 is an approach that
employs small-scale renewable energy to produce electricity close to the end user of
power [3, 4]. In many cases, the distributed power system can provide lower-cost
electricity and higher power reliability and security with fewer environmental
consequences than the traditional power system. In contrast to the use of a
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Figure 1.1: The renewable energy capacity from 2008 to 2016 in the United States[2]
few large-scale generating stations located far from load centers, distributed power
systems employ numerous, but small plants and can provide power on-site with little
reliance on the distribution and transmission grid [5].
Figure 1.2: An example of distributed power system
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1.1.2 Importance of power electronics
Power electronics technology, which is an application of solid-state electronics for
control and conversion of electric power, plays a significant role in distributed power
systems and other power conversion applications. Power electronics allow solar energy
to be used by converting the direct current (DC) energy produced by solar panels into
alternating current (AC) used in the commercial electrical grid. Wind energy also
needs to be converted and must be fed into the grid at a constant frequency despite
changing wind conditions. Other forms of alternative power such as thermal, hydro
and nuclear also take advantage of the benefits of power electronics to deliver energy
effectively. The use of this technology can increase productivity and decrease the
cost for the manufacturer and the consumer. Without power electronics, this energy
cannot be harnessed and delivered efficiently.
Figure 1.3: Scope of power electronics
The subject of power electronics is the merger field of electrical power system,
electronics, and control systems as shown in Fig. 1.3. For the power system field,
it contains circuit theory, power systems, electromagnetic, and electric machines; In
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the electronics field, electronics, solid-state physics, and semiconductor devices are
taken into concern; For control part, signal processing, systems and control, and
micro-controller are an important part of it. In this thesis, my research focuses on
the control systems.
1.1.3 Control of power electronic systems
Figure 1.4: Control structure of a power electronics system
The control system aims to produce a well-regulated output voltage or current in
presence of variations in the input voltage and load current [6]. As it is illustrated in
Fig. 1.4, a controller block is essential for the power electronics systems.
The control performance is usually evaluated in terms of transient state response,
steady-state error, and system robustness [7]. For transient state response, settling
time is one of the most significant metrics.
For steady-state performance, root-mean-square (RMS) of tracking error and total
harmonic distortion (THD) of output waveform are two essential criterions. Tracking
error in RMS is defined as
TE =
√∑N
i=1(Vr(i)− Vo(i))2
N − 1 (1.1)
where TE is tracking error, N is the number of sampling points, Vr is value of the
reference signal, and Vo is value of the system response. THD measures the harmonic
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distortion of the signal. Lower THD in power systems means higher power factor,
lower peak currents, and higher efficiency, and it should be as low as possible. The
THD is defined as the ratio of the RMS value of the waveform not including the
fundamental, to the RMS fundamental magnitude. When no DC is present, THD
can be calculated as [8]:
THD =
√∑+∞
n=2 h
2
n
h1
(1.2)
For system robustness, the power electronics system tests under different system
parameter variation, such as switching on anoff the connecting load or changing of
the reference signal magnitude or frequency. A system with strong robustness can
recover stable after some certain vibration.
1.2 Existing control techniques for power electronics
system
With the development of programmable devices such as digital signal processors
(DSP) and field programmable gate arrays (FPGA), more and more digital control
strategies have been applied to power electronics area [9]. The digital control
techniques bring several advantages comparing with analog control: first, it offers
the possibility for implementing sophisticated control laws; second, it is very flexible
to modify the control strategy or reprogram it. In this section, the popular control
strategies are introduced which are divided into classical and advanced control
techniques.
1.2.1 Classical control techniques
The classical control techniques are mainly developed based on analog
control, and it is easy to design. It includes proportional-integral (PI) or
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proportional-integral-derivative (PID) control, state feedback control, and hysteresis
control.
PID control is the most common control algorithm used in industry and has been
universally accepted in industrial control [10–12]. The popularity of PID controllers
can be attributed partly to their robust performance in a wide range of operating
conditions and partly to their functional simplicity, which allows engineers to operate
them in a simple, straightforward manner. Similar to PID control, state feedback
control is another simple and effective control method for power electronic systems
[13–15]. If the system is controllable, it is very easy to design a state feedback
controller to set the system poles at the desired place. Both PID control and state
feedback control base on the accurate system model. However, accurate models are
difficult to derive in practice. For example, the dynamic of the pulse-width modulator
(PWM) has a complicated form in Laplace domain [16, 17]; the digital computation
has an uncertain time-delay [18], and so on.
Hysteresis control is a particular type of nonlinear bang-bang control, which is
independent with an accurate system model can achieve a fast dynamic response.
Despite its speed of response and high-quality reference tracking capabilities,
hysteresis control also has the drawback of variable switch frequency. The variable
frequency makes the proper filter expensive and difficult to design [19, 20].
The classical controller (e.g., PI, state feedback control) of power electronics suffers
several problems:
1. The output response has particular phase lag comparing with the reference
waveform.
2. When the connecting load increases, the magnitude of the output voltage gets
a certain decrease.
3. When the connecting load has nonlinear performance, the THD of output
performance will increase.
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1.2.2 Advanced control techniques
As classical controls have various limitations, advanced control techniques are
necessary for power electronic systems to improve performance regarding tracking
accuracy, fast response, and robustness.
Figure 1.5: Proportional-resonant control scheme
Proportional-resonant (PR) control is a PI control method on rotating reference
frame as shown in Fig. 1.5, which offers zero steady-state tracking error for sinusoidal
signals whose angular frequencies are equal to ω (θ = ωt) [21, 22]. The transfer
function of PR controller is:
GPR = KP + 2KI
s
s2 + w2 (1.3)
where KP is the proportion gain, and KI is integral gain in rotating reference
frame. The PR controller can create an infinite magnitude gain on the resonance
frequency ω0. Therefore, a zero steady-state tracking error is achieved only on the
resonance frequency. In practice, a parallel PR control on the fundamental and
several harmonics with phase compensation is always used to obtain better tracking
performance [23, 24].
Another approach is model predictive control (MPC) [25], in which a model of
the system is included to predict the future behavior of the variables over a certain
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time frame. These predictions are evaluated based on a cost function, and then,
the sequence of future control actions that minimize the cost function is determined.
However, only the first value of the sequence is applied, and the remaining values are
discarded. The algorithm is repeated in every sampling period. The applications of
MPC techniques in power electronics are classified into two main categories [26, 27]:
continuous control set MPC and finite control set MPC (FCS-MPC). In continuous
control set MRC, a modulator generates the switching states starting from the
continuous output of the predictive controller. On the other hand, the FCS-MPC
approach takes advantage of the limited number of switching states of the power
converter for solving the optimization problem. A discrete model is used to predict the
behavior of the system for every admissible actuation sequence up to the prediction
horizon. The switching action that minimizes a predefined cost function is finally
selected to be applied in the next sampling instant. The main advantage of FCS-MPC
lies in the direct application of the control action to the converter, without requiring
a modulation stage.
Other advanced control methods include fuzzy logic control and sliding mode
control. Fuzzy logic control is a way to make the controller more intelligent by
enabling them to reason in a fuzzy manner like humans. Fuzzy logic, proposed by
Lotfy Zadeh in 1965 [28], emerged as a tool to deal with uncertain, imprecise, or
qualitative decision-making problems. It has several applications on power electronic
systems [29–32] to achieve maximum power point tracking and other issues. Sliding
mode control is designed to drive the system states onto a particular surface in the
state space, named sliding surface [33]. Once the sliding surface is reached, sliding
mode control keeps the states in the close neighborhood of the sliding surface. Sliding
mode control is a nonlinear control technique featuring remarkable properties of
accuracy, robustness, and easy tuning and implementation. It has shown successes in
DC/DC, DC/AC, and AC/DC converter to achieve robustness and speed of response
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to load and parameter variation [34–37].
Repetitive control (RC) is a special control method for tracking periodic references
or rejecting periodic disturbances. The concept of RC originates from the internal
model principle. The internal model principle states that if the model of a periodic
reference or disturbance is included in the feedback control loop, a good reference
tracking and a good disturbance rejection capability can be ensured [38]. In RC
systems, a periodic signal generator e−Ts/(1− e−Ts) is included in a stable feedback
loop as the internal model. The repetitive control system generates infinitely large
magnitude gains at periodic signal’s fundamental frequency and its harmonics. Hence
the periodic exogenous signals can be tracked or rejected asymptotically with a known
period if the closed-loop system is stable. As RC can achieve zero steady-state
tracking error of periodic AC signal, it has been widely used in the applications
of power converters [39–42], active power filter [43–45], and other industry facilities
[46–48].
In this thesis, RC will be discussed in details and several improved RC schemes
will be developed with applications to power electronics systems and are verified with
experiments.
1.3 Current research status of repetitive control
Most RCs are developed in digital form by the digital signal processor (DSP) and a
field-programmable gate array (FPGA). In the digital form of RC, N sampling data in
previous period need to be saved, and the delay z−N provides a time delay that equals
to one period of the reference signal, where N equals to the ratio of reference period
to sampling period [41]. To reduce CPU processing load, multirate repetitive control
(MRC) was introduced in [49–51]. In MRC scheme, the converter samples with a high
sampling rate, while RC processes the data with a reduced low rate. And MRC can
maintain the convergence speed, tracking error and THD as good as conventional RC.
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Another improved RC scheme to reduce computation burden is parallel structure RC
scheme [52–54], which has more compact structures and achieves a faster dynamic
response.
To compensate the phase lag of the overall system, phase lead compensation is
usually incorporated in the RC scheme. Different phase lead compensation methods
were proposed. A special designed finite impulse response (FIR) was proposed
to provide accurate phase lead compensation in [55, 56]; A second-order phase
cancellation RC scheme was developed in [57]; Linear phase lead compensation
prominently compensates phase lag for RC system in a simple and efficient way
[58–60].
RC generates infinite large magnitude gain on periodic signal’s fundamental
frequency and all harmonics, but system output distortion has uneven harmonic
distribution, and only concentrates on several particular harmonics. To increase RC
efficiency and system stability, several selective harmonic RC schemes are proposed
[22, 61–64]. The scheme of nk±m order harmonic RC [61] is designed for single-phase
and three-phase PWM converters; A dual-mode-structure RC for odd-order or
even-order harmonics is introduced in [62, 63]; In [22, 64], a DFT-based selective
harmonic RC is proposed in which the infinite large magnitude gain can be set on
the interested harmonics.
When the ratio of the system sampling frequency to the reference frequency is not
an integer, there is no integer delay z−N which can provide an accurate time delay that
equals to one period of the reference signal. To solve this issue, the fractional-order
RC scheme is proposed in [43, 65–68]. The fractional-order delay part is approximated
by designing an FIR filter.
To improve RC system robustness and deal with system uncertainty, robustness
RCs based on H∞ were proposed in [69–72]. However, the robustness is towards
system modeling uncertainty, and the frequency fluctuation is still needed to be
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considered.
1.4 Contribution of the thesis
To achieve frequency adaptation of RC and further improve RC accuracy, the
universal fractional-order RC and virtual variable sampling (VVS) based RC schemes
are proposed in the thesis. The contributions are listed as follows:
• Universal fractional-order repetitive control scheme
Linear phase lead compensation, as a practical and efficient design method,
prominently improves RC performance on convergence speed, tracking accuracy,
and system stability. However, the conventional linear phase-lead confronts
accuracy problems during several practical applications. To improve phase
lead resolution and provide a comprehensive solution for fractional-order RC,
universal fractional-order design of linear phase lead compensation RC is
proposed. In the proposed design, both the RC delay period N and phase
lead step are fractional.
• Virtual variable sampling based repetitive control scheme
When the ratio of reference signal period to the fixed sampling period
is not an integer (e.g., 60 Hz reference signal with a 10 kHz sampling
frequency, or grid-connected converter under grid frequency fluctuation, etc.),
the performance of RC will be significantly degraded. Although existing variable
sampling rate methods enable digital RC scheme to be adaptive to the fractional
ratio, they lead to complexity in the design and implementation. To solve this
problem efficiently, a virtual variable sampling RC scheme, which can adapt
to the fractional or changing ratio, is proposed. The proposed VVS method,
which creates a virtual unit delay to approximate one variable sampling delay,
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offers a universal way for all types of delay based digital controllers and filters
with fixed sampling rate to be robust to frequency variations and fluctuations.
• VVS-based selective harmonic repetitive control scheme
Selective harmonic RC schemes, nk±m-order harmonic RC and DFT-based RC,
are more efficient and provides more stability than conventional RC. However,
the selective harmonic RCs are sensitive to frequency fluctuation since even
very small frequency fluctuation leads to a severe magnitude decrease. To
address the problem, the VVS method is applied to the selective harmonic
RC schemes. Moreover, a selective odd-order harmonic DFT filter is developed
to deal with the dominant odd order harmonic. Because it halves the number
of sampling delays in the DFT filter, the transient system response gets nearly
50% improvement.
• Application of the proposed algorithms to PWM power controller applications
In this thesis, the proposed RC schemes are applied to PWM DC/AC
converters. To test the robustness and frequency adaptation of the proposed
RC, several power controllers are tested under the improved RC schemes, e.g.
single-phase DC/AC converter, three-phase DC/AC converter, single-phase
AC/DC converter and grid-connected power converter.
1.5 Thesis organization
The thesis is organized as follows: Chapter 2 introduces repetitive control in detail
regarding the internal model principle, zero steady-state tracking error achievement,
and system stability; To deal with the issue of the fractional delay and to increase
the resolution of phase lead compensation, the universal fractional-order design of
RC is proposed in Chapter 3; In Chapter 4, the method of the virtual variable
sampling method is presented and applied to RC, which enables RC to be more
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frequency flexibility; Chapter 5 discusses two virtual variable sampling based selective
harmonic RC schemes, which are more effective to eliminate output distortion
and keep the system stable. Chapter 6 presents two different power converter
applications, single-phase grid-connected power converter and single-phase AC/DC
power converter, with the improved RC controller to show its effectiveness and
flexibility. Chapter 7 summarizes the thesis and provides prospects of RC design
for power converter controllers design.
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Chapter 2
Repetitive control for single-phase DC/AC
PWM voltage source converters
In this chapter, the introduction and the design process of repetitive control are
discussed in Sections 2.1 and 2.2; a case study of single-phase DC/AC PWM voltage
source converter is provided to show the effectiveness and limitation of repetitive
control for power electronic system.
2.1 Introduction of repetitive control
2.1.1 Internal model principle and repetitive control
Repetitive control, which is based on internal model principle, is developed in [73].
The internal model principle states that if the models of the reference and the
disturbance are included in the feedback control loop, a good reference tracking and
a good disturbance rejection capability is ensured [38].
Figure 2.1: Control system scheme
Fig. 2.1 shows an example of a typical control system scheme in the continuous
time domain, where R(s) is the reference signal, Gc is the controller transfer function,
14
Gp is the plant transfer function, and Y (s) is the system output. B(s) and A(s) with
different subscripts represent numerator and denominator of each part, respectively.
The transfer function of E(s) is:
E(s) = R(s)1 +Gc(s)Gp(s)
= Bp(s)Ac(s)Ap(s)
Ar(s)[Ac(s)Ap(s) +Bc(s)Bp(s)]
(2.1)
When the controller’s denominator Ac(s) has the same factor as the reference’s
denominator Ar(s), Ac(s) = Ar(s)A′c(s), E(s) becomes:
E(s) = Bp(s)A
′
c(s)Ap(s)
Ac(s)Ap(s) +Bc(s)Bp(s)
(2.2)
If all roots of Ac(s)Ap(s) +Bc(s)Bp(s) = 0 are on the left half s-plane, the error’s
steady-state value will becomes zero:
E(t) = lim
t→∞
Bp(t)A′c(t)Ap(t)
Ac(t)Ap(t) +Bc(t)Bp(t)
= lim
s→0
sBp(s)A′c(s)Ap(s)
Ac(s)Ap(s) +Bc(s)Bp(s)
= 0 (2.3)
Table 2.1: Internal model factor of several common signals
Signal type E(t) Ar(s) Ar(z)
constant or step signal e0 s 1− z−1
sinusoidal signal sin(ωt) or cos(ωt) s2 + ω2 1− 2z−1cos(ω) + z−2
periodic signal e(t) = e(t− T ) 1− e−sT 1− z−N
Table 2.1 shows the internal model factor of three common signals (constant or
step signal, sinusoidal signal, and periodic signal). For constant or step signal, if
the controller’s denominator has the factor s or 1− z−1, the system can achieve zero
steady-state if the system is stable. That’s why integral controller ki/s or digital
integral controller ki/(1 − z−1) is able to realize zero steady-state performance for
step or constant signal. In this way, the resonant control and repetitive control have
the internal model factor of the sinusoidal signal and periodic signal to achieve zero
steady-state tracking error performance.
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Figure 2.2: Repetitive control scheme
2.1.2 Repetitive control scheme
Fig. 2.2 shows a digital conventional repetitive controller (CRC) for the periodic
reference signal with the frequency of fr and the reference period Tr = 1/fr, where
E(z) is the tracking error signal and the input signal of RC, Kr is the RC gain,
Q(z) is a digital low pass filter, Gf (z) is the phase lead filter, which will be discussed
in Section 2.2, and the sampling frequency is fs. It should be mentioned that the
delay z−N needs to provide one-period-delay Tr. Thus, the period delay length N is
chosen as the nearest integer ratio of the reference period Tr to the sampling period
Ts (Ts = 1/fs). The transfer function of the CRC Grc(z) in Fig. 2.2 is:
Grc(z) =
Ur(z)
E(z) = Kr
z−NQ(z)
1− z−NQ(z)Gf (z) (2.4)
The CRC is employed as a feed-forward or cascade controller with the cooperation
of conventional feedback controller. There are two popular RC configurations: plug-in
and cascade-type shown in Fig. 2.3, where Ur(z) is the input signal coming from RC
controller, Gc(z) is the conventional feedback controller, and D(z) is the disturbance
signal.
Fig. 2.3 (a) shows the widely used plug-in scheme [74, 75]. The repetitive
controller connects in parallel with a closed loop. The output of RC is inserted
into the feedback loop and produces a modified error signal. Fig. 2.3 (b) shows the
cascade-type configuration [76]. The repetitive controller connects in cascade with
the feedback closed loop. The output of the RC adjusts the input of the feedback
loop. Two RC schemes are equivalent and can be converted to each other.
In this thesis, all the repetitive controllers are employed in the plug-in scheme.
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Figure 2.3: RC configuration: (a) plug-in configuration and (b) cascade-type
configuration
2.1.3 Zero steady-state error of RC
Apart from the view of internal model principle, the achievement of zero steady-state
error can also be explained from the perspective of time domain and frequency
domain.
In the time domain, if Q(z) = 1, Gf (z) = 1, the RC law can be written as:
Ur(z) = z−NUr(z) +Krz−NE(z) (2.5)
Eq. (2.5) shows that RC updates its output Ur(z) based on the tracking error in the
previous period. If the system output Y (t) at time t1−Tr is larger than the reference
signal R(z) (E(z) = R(z) − Y (z) is a negative value), RC will reduce the system
input with the value of Krz−NE(z) at time t1 to decrease the system output Y (t)
in the current period, and vice versa. This kind of update continues cycle by cycle
until the system error signal E(z) reaches zero. The larger the RC gain Kr is chosen,
the faster the system transient response is. However, too large RC gain Kr will make
system unstable, which will be discussed later with the theoretical analysis.
In the frequency domain, RC transfer function in Eq. (2.4) produces infinity
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Figure 2.4: Bode plot of CRC (in which Kr = 1, Q(z) = 1, Gf (z) = 1, fs = 12 kHz,
and fr = 60 Hz)
gains at the fundamental and all harmonic frequencies of the reference signal when
Q(z) = 1, as shown in Fig. 2.4. As for a periodic reference signal, the system
error E(z) always locates on the fundamental frequency and its harmonic frequencies.
Because the transfer function of the RC system in Fig. 2.2 (a) is:
E(z) = R(z)−D(z)1 + [1 +Grc(z)]Gc(z)Gp(z)
(2.6)
the infinite gain of Grc on all the harmonic frequencies at denominator will pushed
error signal E(z) on those frequencies back to zero.
2.2 System stability and the design of RC
In the previous sections, the causes of zero steady-state error achievement are
explained from the views of internal model principle, time domain, and frequency
domain. To ensure the zero steady-state error, the overall system stability is the
most significant factor. This section will discuss the stability of RC system, and the
design of two filters in RC, Q(z) and Gf (z), and RC gain Kr.
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2.2.1 Stability in frequency domain and the design of filter Q(z)
The system stability in the frequency domain is usually evaluated in terms of phase
margin and gain margin. The gain and phase margin are two metrics to tell how
close the system is to instability, which is shown in Fig. 2.5.
Gain margin is the range that the gain can be increased before the system becomes
just stable (i.e., after increasing the gain up to a certain threshold, the system becomes
marginally stable and then further increase of gain leads to instability). Gain Margin
occurs at the phase cross-over angular frequency ωPM .
Phase margin is the range that the phase can be varied before the system becomes
just stable (i.e., after varying the phase up to a certain threshold, the system becomes
marginally stable, and then further variation of phase leads to instability). Phase
margin occurs at the gain cross-over angular frequency ωGM .
Figure 2.5: Phase margin and gain margin for a system under state feedback control
Fig. 2.5 shows the Bode plot of a system’s open loop transfer function under state
feedback control (SFC). For this system, the gain margin and phase margin is 12.7
dB at the phase cross-over angular frequency of ωPM and 78.3 degrees at the gain
cross-over angular frequency of ωGM , respectively. The system has desired stability.
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Phase cross-over angular frequency ωPM and gain cross-over angular frequency ωGM
usually happens at high frequency. However, the small gain at the low frequency will
lead to a large steady-state tracking error for the reference signal at the low frequency.
Figure 2.6: The stability comparison between SFC with plug-in RC system: (a) RC
without low pass filter Q(z) (b) RC with low pass filter Q(z)
After plugging in RC controller, the magnitude of the open loop transfer function
at the interest frequencies increases remarkably. However, this also influences the
system stability at phase cross-over angular frequency ωPM and gain cross-over
angular frequency ωGM . Without the low pass filter Q(z) in RC scheme as shown in
Fig. 2.2, Fig. 2.6 (a) shows that RC severely decreases the gain margin to 0.0804 dB
and the phase margin into -1.74 degrees, which means the overall system is unstable.
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After adding the low pass filter Q(z), the plug-in RC has limited influence at the
frequencies of ωPM and ωGM . The overall system is still at desired stability margins.
As it is shown in Fig. 2.6 (b), the overall system has 10.9 dB gain margin and 46.5
degrees phase margin.
The low pass filter Q(z) is chosen as a moving average low pass filter with zero
phase shift as:
Q(z) =
m∑
i=0
aiz
i +
m∑
i=1
aiz
−i (2.7)
where a0 + 2
∑m
i=1 ai = 1, with ai > 0.
Figure 2.7: Magnitude plot of low pass filter Q(z): (a) 1st-order filter m = 1, (b)
1st-3rd order filter, where ai = 0.1
Fig. 2.7 shows the magnitude plot of low pass filter Q(z). Fig. 2.7 (a) compares
the performance of the coefficient a1 from 0 to 0.5 for the first order filter; Fig.
2.7 (b) shows the performance comparison for 1st, 2nd, and 3rd order filters with the
coefficient ai = 0.1. In practice, a first order filter Q(z) = a1z+a0 +a1z−1 is generally
sufficient [41, 75]. For such the first order filter Q(z), the larger the coefficient a1 is
chosen, the lower the pass-band is.
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2.2.2 Stability based on system poles and the design of filter Gf (z) and
gain Kr
Figure 2.8: Plug-in RC system
The plug-in repetitive control is designed to stabilize the plant Gp(z) and provides
disturbance rejection across a broad frequency spectrum. The relationship between
the input signal of the reference and disturbance R(z) − D(z) and the error signal
E(z) can be obtained from the analysis of Fig. 2.8 as:
E(z)
R(z)−D(z) =
1
1 +GcGp +GcGpGrc
= 1
1 +GcGp +GcGp(Kr z
−NQ
1−z−NQGf )
(2.8)
By multiplying numerator and denominator by 1 − z−NQ(z), Eq. (2.8) can be
rewritten as:
E(z)
R(z)−D(z) =
1− z−NQ
1− z−NQ+ [1− z−NQKr(Gf − 1)]GcGp
=
[1− z−NQ] 11+GcGp
1−
[
1− KrGcGpGf1+GcGp
]
z−NQ
(2.9)
Defining the closed-loop transfer function of the system without plug-in RC as:
G(z) , GcGp1 +GcGp
(2.10)
The previous equation can be simplified as:
E(z)
R(z)−D(z) =
[1− z−NQ] 11+GcGp
1− (1−KrGGf )z−NQ
(2.11)
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Figure 2.9: Alternative block diagram of Plug-in RC system
Based on Eq. (2.11), the alternative block diagram for plug-in RC system is shown
in Fig. 2.9. The stability of the overall system relies on the stability of the first block
1
1+GcGp and the stability of positive feedback loop in Fig. 2.9, as the second block
1− z−NQ(z) (the FIR filter) is stable. Thus, the overall plug-in RC system is stable
if the two following stability conditions hold [58, 74, 77–80]:
• First stability condition: the roots of 1 + GcGp = 0 are inside the unit circle,
i.e. the closed-loop feedback control system G(z) is stable
• Second stability condition: based on the small gain theorem [81], the loop gain
of the positive feedback loop should be smaller than 1 (z−N is a period delay
unit that can be deleted for periodic signal R(z) and D(z).)
|(1−KrG(z)Gf (z))Q(z)| < 1 (2.12)
The phase lead compensation Gf (z) is designed to improve the system stability
by providing phase lead to cancel out the system phase lag mainly resulting from
system model Gp(z) in Fig. 2.8, digital controller computation delay [58], and PWM
modulation [16]. Theoretically, it can be implemented as the inverse of the closed-loop
system model. In practice, it is difficult to obtain the inverse of the system model and
the accurate computation time, because of complicated PWM modulation modeling
[16, 17] and various system model uncertainties [18].
In practice, the phase lead compensation is designed as a simple linear phase lead:
Gf (z) = zγ, γ ∈ N (2.13)
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Phase lead compensator Gf (z) provides a phase lead θ = γ × (ω/ωN) × 180◦,
where ωN is Nyquist frequency, to compensate the system phase lag. The delays of
the feedback control system can be well compensated by using an appropriate lead
step γ. With the linear phase lead compensation Gf (z) in Eq. (2.13), the second
stability condition Eq. (2.12) can be rewritten as:
| 1−KrzγG(z) |<
1
‖Q(z)‖ (2.14)
Following the frequency-domain design approach z = ejωTs , (0 < ω < π/Ts) [82],
the closed-loop transfer function G(z) can be expressed as:
G(ejωTs) = Ng(ejωTs)ejθg(e
jωTs ) (2.15)
where Ng(ejωTs) and θg(ejωTs) are the magnitude and phase characteristics of
closed-loop system G(z), respectively. As the low pass filter Q(z) with the form
of Eq. (2.7), Q(z) has zero phase shift. Thus, Q(ejωTs) can be expressed as:
Q(ejωTs) = Nq(ejωTs) (2.16)
where Nq(ejωTs) is the magnitude characteristic of Q(z). Then Eq. (2.14) becomes:
| 1−KrNg(ejωTs)ej[θg(e
jωTs )+γωTs] |< 1
Nq(ejωTs)
(2.17)
Take square operation on both sides of Eq. (2.17), we have:
1−2KrNg(ejωTs)ej[θg(e
jωTs )+γωTs]+K2rN2g (ejωTs)ej2×[θg(e
jωTs )+γωTs] <
1
N2q (ejωTs)
(2.18)
K2rN
2
g (ejωTs)ej2×[θg(e
jωTs )+γωTs] <
1
N2q (ejωTs)
−1+2KrNg(ejωTs)ej[θg(e
jωTs )+γωTs] (2.19)
As KrN2g (ejωTs)ej2×[θg(e
jωTs )+γωTs] is always positive, then
Kr <
1−N2q (ejωTs)
N2q (ejωTs)KrN2g (ejωTs)ej2×[θg(e
jωTs )+γωTs]
+ 2e
−j[θg(ejωTs )+γωTs]
Ng(ejωTs)
(2.20)
The first item on the right-hand side of Eq. (2.20) is a non-negative value because
the magnitude characteristic of low pass filter is between zero and 1, 0 < Nq(ejωTs) <
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1. Then two RC parameters Kr and phase lead step γ can be derived into two
separated stability equations:
0 < Kr ≤
2cos[θg(ejωTs) + γωTs]
Ng(ejωTs)
(2.21)
From Eq. (2.21), the frequency bandwidth condition can be obtained as:
| θg(ejωTs) + γωTs |< 90◦ − ε (2.22)
where ε is a small positive constant to enhance the system robustness.
The advantage of the design is that it decouples the gain Kr and phase lead
step γ in Eq. (2.12) such that they can be designed separately. In practice, since
the processing unit and circuit will introduce un-modeled delays in the system, the
selection of γ could be different from the one given by Eq. (2.22) based on the
theoretical model.
2.3 Case study: RC controlled single-phase DC/AC PWM
voltage source converters
The DC/AC PWM voltage source converters are wildly used in programmable AC
power source, uninterrupted power supply, and other industrial facilities [45, 46, 76,
83–85]. High-quality power sources require low total harmonic distortion (THD),
fast transient response, and low steady-state error [86]. For some of the applications
(e.g., programmable AC power source and grid-connected inverter), they require the
frequency of output voltage can be easily adjusted.
In this section, a single-phase 110V PWM DC/AC voltage source converter is
introduced to test the effectiveness of repetitive controller. The system model is
derived, and the state feedback controller as conventional controller Gc is designed
to get a stable system. The repetitive controller is then plugged in to achieve a
remarkable steady-state performance improvement. Finally, the limitation of the
conventional RC is provided under several application scenarios.
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2.3.1 System introduction and modeling
Figure 2.10: Single-phase DC/AC PWM converter
Fig. 2.10 shows a single-phase DC/AC PWM voltage source converter with a
four-IGBT-built H-bridge, where En is the DC bus voltage; L and C are inductor
and capacitor. The converter is tested under different kinds of loads: (1) linear load
R, and (2) rectifier load (Cr, Lr, and Rr are capacitor, inductor, and resistor in the
rectifier load, respectively).
Figure 2.11: PWM waveform of Vin
The system input Vin can be defined by the following pattern which is shown in
Fig. 2.11. By controlling the ON time ∆T , the average voltage of Vin can be adjusted
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between −En and En.
vin =

En, if S1 and S2 are ON, S3 and S4 are OFF
−En, if S1 and S2 are OFF, S3 and S4 are ON
(2.23)
The state space of the DC/AC converter under linear load R in continuous time
domain is: v̇(t)
i̇(t)
 =
− 1RC 1C
− 1
L
0

v(t)
i(t)
+
0
1
L
u(t)
y(t) =
1 0
0 0

v(t)
i(t)

(2.24)
For a linear system ẋ = Ax+Bu, its sampled-data equation can be derived as:
x(k + 1) = eATsx(k) +
∫ Ts
0
eA(Ts−τ)Bu(τ)dτ (2.25)
Then the single-phase DC/AC PWM converter system under linear load can be
expressed as: v(k + 1)
i(k + 1)
 =
ϕ11 ϕ12
ϕ21 ϕ22

v(k)
i(k)
+
g1
g2
u(k) (2.26)
where
ϕ11 = 1− Ts/(RC) + T 2s /(2R2C2)− T 2s /(2LC),
ϕ12 = Ts/C − T 2s /(2RC2),
ϕ21 = −Ts/L+ T 2s /(2RLC),
ϕ22 = 1− T 2s /(2LC),
g1 = T 2s /(2LC),
g2 = Ts/L.
2.3.2 State feedback controller design
The state feedback controller has the form as:
u(k) = −Kx(k) + gvref (k) = −k1v(k)− k2i(k) + gvref (k) (2.27)
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Figure 2.12: Single-phase DC/AC PWM converters under state feefback control
where k1, k2 and g are controller parameters, vref is the reference sinusoidal voltage.
With the state feedback controller (2.27), the closed-loop system becomes:v(k + 1)
i(k + 1)
 =
ϕ11 − g1k1 ϕ12 − g1k2
ϕ21 − g2k1 ϕ22 − g2k2

v(k)
i(k)
+
g1g
g2g
 vref (k) (2.28)
The poles of the feedback control system can be assigned by adjusting coefficients k1
and k2. The transfer function can be rewritten as [87]:
H(z) = v(z)
vref (z)
= m1z +m2
z2 + p1z + p2
(2.29)
where
p1 = −(ϕ22 − g2k2)− (ϕ11 − g1k1),
p2 = (ϕ11 − g1k1)(ϕ22 − g2k2)− (ϕ12 − g1k2)(ϕ21 − g2k1),
m1 = g1k,
m2 = g2k − g1k(ϕ22 − g2k2).
With the parameters in Table 2.2 and state feedback controller k1 = 0.5, k2 = 7,
and g = 1.5, the closed-loop transfer function for 60 Hz single-phase 110V DC/AC
converter is derived as:
H(z) = 0.8811z + 0.01271
z2 − 0.6788z (2.30)
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Table 2.2: Single-phase PWM System parameters
Parameter Value Parameter Value
DC bus voltage En 250 V Linear load R 200 Ω
Inductor filter L 3 mH Capacitor filter C 20 µF
Rectifier capacitor Cr 60 µF rectifier inductor Lr 3 mH
Rectifier resistance Rr 200 Ω PWM frequency 12 kHz
Sampling frequency fs 12 kHz
The feedback control system is stable with the poles p1 = 0, p2 = 0.6788 in the
unit cycle.
Figure 2.13: Output performance under state feedback control: (a) no load, (b) linear
load, and (c) rectifier load
As discussed in Section 1.2.1, conventional controller controlled DC/AC converter
suffers several problems:
1. The output response has phase lag comparing with the reference waveform.
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2. When the connecting load increases, the magnitude of the output voltage
decreases.
3. When the connecting load is nonlinear, the THD of output performance will
increase.
The state feedback control is well designed to make sure a good stability and small
magnitude error under no load (NL) condition. Fig. 2.13 shows the steady-state
performance of state feedback control, in which a 10-degree phase lag leads to a
significant voltage error. When the linear load (LL) is connected, the peak of output
voltage decreases about 10 V as shown in Fig. 2.13 (b). When rectifier load (RL) is
connected, the distortion gets even worse in Fig. 2.13 (c).
Table 2.3: Steady-state performance comparison in terms of tracking error and THD
Tracking RMS error (V) THD
NL LL RL NL LL RL
SFC 27.18 30.35 34.79 2.72% 2.33% 8.04%
Table 2.3 shows the system steady-state performance under state feedback control
in term of tracking error in RMS value and THD under no load, linear load,
and rectifier load. From the table, SFC shows an unsatisfied response with large
magnitude error and severe phase lag. When connecting rectifier load, THD reaches
8.04%. From the magnitude distribution of output voltage in Fig. 2.13, the magnitude
has uneven distribution with the majority error components falling on the first several
odd order harmonic frequencies.
2.3.3 Repetitive controller design
The period delay length N is chosen as N = Tr/Ts = fs/fr = 200. The low pass
filter Q(z) is chosen as Q(z) = 0.1z + 0.8 + 0.1z−1. With the system model in Eq.
(2.30), Fig. 2.14 shows the comparison of compensation phase steps in Eq. (2.22)
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Figure 2.14: Phase compensation and determination of gain Kr: (a) phase
compensation, (b) range of Kr
and the curves of the upper limint of RC gain Kr in (2.21). Here, the value of
robustness threshold ε is 15◦. Fig. 2.14 (a) shows that in the cases of less phase lead
(γ = 0) and excessive phase lead (γ = 3), the phase lead compensation results in a
limited controllable bandwidth of about 900 Hz and 2600 Hz, respectively. Although
the majority part of phase lead compensation with γ = 1 stays in the stable area,
it already reaches the limited stability area at high frequency. On the contrary, the
majority part of phase lead compensation with γ = 2 stays in ±75◦ below the Nyquist
frequency, which means it reaches the best system stability. From Fig. 2.14 (b), the
gain Kr of the phase lead compensator with γ = 2 has an upper limit of 0.72 below
the Nyquist frequency, compared with 0.52 for γ = 1. For γ = 0 and 3, it is not
possible to hold Kr positive for the whole Nyquist frequency.
As mentioned early, the practical γ could be different from the theoretical value.
By carrying out experiments with different phase leads, the best result can be obtained
when γ = 5. RC gain can be set as Kr = 1. This difference with the theoretical
analysis is mainly caused by system modeling uncertainty and delay in the DSP
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controlled PWM [16, 18].
In applications, all positive order of z means system output in future time instant
which is not achievable in the real world. System filters need to be causal [88].
Therefore equivalent transformation is conducted and the plug-in RC in practice has
the form of as:
Figure 2.15: Plug-in RC for DC/AC converter in practice
2.3.4 Experiment results
• Transient response
Fig. 2.16 shows the transient response and tracking error after applying
conventional RC under (a) linear load and (b) rectifier load. In the first period,
RC only collects the error information and does not influence on the system,
while the state feedback control mainly controls the performance. After the first
period, the RC takes effect, and system tracking error converges and becomes
stable within about three or four cycles, which is about 0.05 second and 0.67
second for the conditions of linear load and rectifier load.
• Steady-state performance
Fig. 2.17 shows the steady-state performance of conventional RC under (a) no
load, (b) linear load, and (c) rectifier load. Comparing with the performance
of state feedback control in Fig. 2.13, RC achieves the excellent steady-state
performance, which has very small tracking error and little waveform distortion.
From Table 2.4, RC has only 2.13 V, 1.92 V, and 2.21 V tracking error in RMS
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Figure 2.16: Transient response of conventional RC under (a) linear load and (b)
rectifier load
on no load, linear load, and rectifier load, respectively. The THDs for the three
loads are 0.52%, 0.72%, and 0.8%, respectively.
Table 2.4: Steady-state performance comparison between SFC and CRC in terms of
tracking error and THD
Tracking RMS error (V) THD
NL LL RL NL LL RL
SFC 27.18 30.35 34.79 2.72% 2.33% 8.04%
CRC 2.13 1.92 2.21 0.52% 0.72% 0.8%
• Load switch
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Figure 2.17: Steady-state response of conventional RC under (a) no load, (b) linear
load, and (c) rectifier load
Figure 2.18: Sudden load switch of conventional RC (a) from no load to linear load
and (b) from linear load to no load
Figs. 2.18 and 2.19 show that the RC system operates under sudden step
load switch. It is clear from the diagrams that output voltages do not vary
too much and recover from the sudden step load changes within two cycles.
The experiments prove that RC has enough robustness to sudden load changes.
Moreover, we notice that the plug-in RC controller and state feedback controller
are complementary: state feedback control offers an instantaneous dynamic
response to the sudden load change, but its tracking accuracy is relatively low;
the plug-in RC controller can significantly reduce the tracking errors with a fast
convergence speed.
Although excellent performance is achieved, conventional RC still has several
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Figure 2.19: Sudden load switch of conventional RC (a) from no load to rectifier load
and (b) from rectifier load to no load
limitations.
• Limitation 1: Fractional order delay length
First of all, the period delay z−N needs to provide a time delay that equals to
the reference signal period. It requires the ratio of the reference signal period
Tr to the sampling period Ts is an integer (i.e., the sampling frequency needs
to be an integral multiple of the reference signal frequency). However, there is
no guarantee that the ratio is an integer in many applications.
Figure 2.20: Steady-state response of conventional RC under (a) no load, (b) linear
load, and (c) rectifier load
Fig. 2.20 shows an example of RC steady-state performance, where the sampling
frequency is 10 kHz and the reference signal frequency is 60 Hz. The period
delay length N is chosen as the closest integer, N = bfs/fre = 167. Because of
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the inaccurate period delay, the performance of RC gets certain degradation,
where the tracking error is 2.18 V, 2.31 V, and 2.39 V for no load, linear load,
and rectifier load, respectively. The THDs for the three loads are 1.73%, 1.78%,
and 2.5%, respectively.
• Limitation 2: Reference signal frequency fluctuation
Figure 2.21: Transient response of conventional RC under (a) no load, (b) linear load,
and (c) rectifier load
Fig. 2.21 shows the transient response of RC to reference signal frequency step
change from 60 Hz to 61 Hz. Because conventional RC cannot adjust itself to
adapt the frequency change, the tracking error does not return to a small value
while the peak error value is about 20 V when it gets stable.
2.4 Summary
In this chapter, theoretical analysis on zero steady-state performance of RC for a
periodic signal is provided in details from the perspectives of internal model principle,
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time domain analysis, and frequency domain analysis. The design method of RC and
necessity of two filters inside are introduced A single-phase PWM DC/AC converter
system is employed to verify the effectiveness of RC on a periodic signal. Compared
with state feedback control, RC achieves excellent performance on transient and
steady-state performance and system robustness. However, conventional RC still
suffers from several issues: it requires the integral ratio of the sampling frequency
to the reference frequency, and it cannot adapt the reference signal fluctuation.
To overcome these issues, several improved RC schemes will be introduced in the
following chapters.
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Chapter 3
Universal fractional-order design of multirate
RC for DC/AC PWM voltage source
converters
In this chapter, the universal fractional-order design of multirate repetitive control
(MRC) scheme is developed and applied to DC/AC PWM voltage source converter.
The multirate RC is first introduced as a general RC scheme; to solve the issue
of fractional delay and to improve the resolution of phase lead compensation, the
fractional-order design method is developed in Section 3.2; the case study of 110
V single-phase DC/AC PWM voltage source converters of 60 Hz reference signal
with multirate of 4 and 400 Hz reference signal are carried out to demonstrate the
effectiveness of the proposed fractional-order design of MRC.
3.1 Multirate repetitive control
3.1.1 Scheme of multirate RC
Repetitive control achieves remarkable steady-state performance for periodic signals.
However, under fast sampling frequency, RC needs a lot of computational memories
and resources of DSP or FPGA to operate real-time control. MRC with a
down-sampling rate can reduce the cost of memory size and digital computation,
and then leads to a more feasible design of the plug-in repetitive control systems in
practical applications.
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Figure 3.1: Multirate RC system
Fig. 3.1 shows the structure of the MRC system. The ratio between system
sampling frequency and frequency of data used in RC is m, which is termed as
"sampling ratio" [89]. In this system, the overall system operates at the sampling
period Ts, while the RC is under down-sampled sampling period Tm = mTs where zm
represents the multirate sampling operator.
The MRC transfer function GMRC is:
GMRC(zm) = Kr
z−Nsm Q(zm)
1− z−Nsm Q(zm)
Gf (zm) (3.1)
To avoid aliasing and imaging caused by down-sampling and up-sampling between
different sampling frequencies, two filters Fa,a(z) and Fa,i are added. A zero-phase
window filter as the design of filter Q(z) in Eq. (2.7) is also applied to anti-imaging
filter Fa,i and anti-aliasing filter Fa,a, which has the advantage of easy implementation
and low computation burden.
3.1.2 Equivalent single-rate model of MRC system
To analyze the MRC system in Fig. 3.1, it is transformed to an equivalent system
with a single sampling frequency at the RC’s frequency.
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For denotation simplicity, write the closed-loop system G(z) in state space form
as: 
x(k + 1) = Ax(k) +Bu(k)
y(k) = Cx(k)
(3.2)
where x, u, and y are the state, input, and output, respectively.
For Eq. (3.2), the states in an RC sampling period mT are:
x(Km+ 1) = Ax(Km) +Bu(Km)
x(Km+ 2) = A2x(Km) + ABu(Km) +Bu(Km)
...
x(Km+m) = Amx(Km) + Am−1Bu(Km) + ...+Bu(Km)
(3.3)
Then, by down-sampling, its slow-rate state space function is:
xs(K + 1) = Asxs(K) +Bsus(K)
ys(K) = Csxs(K)
(3.4)
where
As = Am,
Bs = Am−1B + Am−2B + ...AB +B,
Cs = C.
Figure 3.2: Equivalent single-rate MRC system
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Based on the down-sampling transformation, the equivalent single-rate MRC
system is shown in Fig. 3.2, in which the overall system is analyzed under the
down-sampling frequency of fs/m. The delay length Nm in period delay unit z−Nmm
is only one mth of the RC system:
Nm =
fs
frm
(3.5)
It is worth mentioning that m can be an integer or a fraction. When m is a
fraction, the signal is up-sampled first and then down-sampled to get a fractional
ratio. For a simple analysis, we only consider m as an integer in this chapter and
the results we obtained can be applied to fractional m. Note also that, theoretically,
the system can be upsampled by setting m < 1, so more sampling points will be
obtained in RC. However, it is neither efficient nor cost-effective in real applications
because the requirement of computation time and resources will increase. Therefore,
only down-sampling MRC approach with m > 1 is investigated in our study.
Note that CRC is a special case of multirate RC with m = 1. Therefore, multirate
RC offers a more general RC scheme in applications.
3.2 Fractional-order design for multirate repetitive
control
3.2.1 The limitation of existing MRC
With the regular design of MRC in [49], MRC usually confronts severe frequency
robustness problems in practical applications:
• Fractional ratio of the sampling frequency to the reference signal fundamental
frequency
MRC is sensitive to the ratio of the sampling frequency to the reference signal
fundamental frequency. In MRC, the period delay unit z−Nmm needs to provide
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a time delay of one reference signal period, i.e. Nm = fs/fr/m. In previous
design [49], RC requires Nm to be an integer, which however cannot always be
true in many applications. The fraction Nm can be caused by either a fractional
fs/fr [54] (e.g. for a 60 Hz voltage reference signal under a 10 kHz MRC (m=1)
sampling frequency, Nm will be 166.67) or down-sampling ratio m. (e.g. for a
60 Hz voltage reference signal under a 12 kHz MC sampling frequency, when
down-sampling ratio m = 3, Nm will be fs/fr/3 = 66.67).
In the frequency domain, MRC transfer function in Eq. (3.1) has infinity
magnitude gains at the fundamental and all harmonic frequencies of the
reference signal when Q(zm) = 1. Therefore, MRC can achieve zero steady-state
error tracking of periodic signals.
Figure 3.3: Sensitivity of MRC magnitude plot to delay period error
When the ratio Nm = fs/fr/m is not an integer, conventional MRC design
chooses the closest integer bNme. The delay error in a period ∆Nm is defined
as ∆Nm = bNme −Nm. Using Euler’s identity [90], the magnitude response of
MRC at harmonics frequencies ω = 2πhfr, with h being the harmonic order,
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can be obtain as:
|GMRC(zm)| =
∣∣∣∣∣Kr z−bNmem Q(zm)1− z−bNmem Q(zm)
∣∣∣∣∣
|Q(zm)|=1−−−−−−−→
zm=e−jωTm
Kr√
2− 2cos[2πh(1 + fr∆Nm)]
(3.6)
where phase lead compensation Gf (zm) has been ignored because of unit
magnitude for linear phase lead compensation. To study the sensitivity and
robustness of MRC to delay error ∆Nm, Fig. 3.3 shows the magnitude plot at
reference fundamental and harmonic frequencies when ∆Nm changes from 0 to
0.5, where 0.5 is the maximum delay error ∆Nm. It illustrates that inaccurate
delay period in MRC will result in delay error and cause a remarkable gain drop.
As a result, the capability of MRC in tracking reference signal or rejecting
disturbance signal is significantly degraded. Obviously, this analysis shows
that conventional MRC design [49] is sensitive and not robust to delay error,
which can be caused by fs/fr itself [68], down-sampling ratio m, and reference
frequency fluctuation. This puts a great challenge to conventional MRC with a
fixed time delay period bNme.
• Sensitive to the reference frequency fluctuation
The grid frequency is not a constant and has frequency fluctuations [91–96].
For example, the grid frequency could vary between 59 Hz to 61 Hz. When the
sampling frequency is 12 kHz, Nm of MRC (m=1) for grid-connected application
will vary between 196.72 and 203.39. The inaccurate period delay will shift high
gains away from the actual frequencies of interest, which will deteriorate the
performance of MRC in terms of tracking accuracy and robustness.
• Low resolution of linear phase lead compensation
Low delay periods Nm in MRC leads to a low resolution for linear phase lead
compensation. The linear phase lead compensator zγm, where γ is phase lead
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step, provides a phase lead θ = γ ×m× (ω/ωN)× 180◦ at frequency ω, where
ωN = πfs represents the Nyquist frequency. For RC, it is of interest to study
the compensation at the fundamental frequency of the input signal ωr = 2πfr
and its harmonies. Therefore, the resolution of linear compensation will be
m × (ωr/ωN) × 180◦ at the fundamental frequency. Thus, the phase lead
compensation resolution of linear phase compensator zγm is m× (ωr/ωN)×180◦.
Obviously, large multirate m, high fundamental frequency ωr, or low Nyquist
frequency ωN caused by low sampling frequency will lead to lower phase
compensation resolution, e.g., 400 Hz on-broad AC power supplies on ship [97],
low switching frequency wind power system [98]. Imprecise phase lead degrades
MRC control performance or even makes the system unstable.
3.2.2 Interpolation method
As integral-order phase lead compensation MRC is low-resolution and sensitive to
both reference frequency variation and the ratio of the sampling frequency to the
reference signal fundamental frequency, the fractional-order design of linear phase
lead compensation MRC is introduced in detail to solve the issue in this section.
Fig. 3.4 shows an example of a set of sampling points, where each red point means
a sampling point. For the system status, sampling points are the only information
obtained from the sensor. However, when we need the value between two adjacent
sampling points, a certain estimate method is required.
The traditional method is to find the closest neighborhood sampling point, and
estimate the value to this sampling point. Obviously, this method is quite inaccurate
although it is the simplest way.
Fig. 3.6 shows other two popular interpolation methods: (a) linear interpolation
and (b) polynomial interpolation. Linear interpolation is a method of curve fitting
using linear polynomials to construct new data points within the range of a discrete
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Figure 3.4: Interpolation example: sampling points
Figure 3.5: Interpolation method: closest neighbor
set of known data points [99]. And Polynomial interpolation is a method of estimating
values between known data points by constructing a polynomial that passes through
n neighbour sampling points. From the figure, polynomial interpolation is better to
estimate the gap information based on the surrounding sampling points. Between
different polynomial interpolation methods, Lagrange polynomial interpolation is a
suitable and easy-to-apply method for solving the problem in our case [100].
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Figure 3.6: Interpolation method: (a) linear interpolation (b) polynomial
interpolation
Lagrange polynomial interpolation is a popular polynomial interpolation method
to estimate the information between sampling points. The estimation polynomial
crosses every sampling point and has a smooth well-behaved fitting function. The n
degree Lagrange polynomial presents an estimation polynomial across n+ 1 points.
Given a set of n+1 data points (x0, y0), ..., (xk, yk), ... (xn, yn), where no two xk are
the same, the interpolation polynomial in the Lagrange form is a linear combination
given as [101]:
L(x) =
n∑
k=0
Ak(x)yk (3.7)
where the coefficients Ak(x) are
Ak(x) =
n∏
j=0,k 6=j
x− xj
xk − xj
(3.8)
3.2.3 Design of fractional-order delay
Based on the knowledge of Lagrange polynomial interpolation, a n-order
fractional-order delay in multirate sampling system is approximated as:
z−Nmm ≈ z−Nim ×
n∑
k=0
Akz
−k
m (3.9)
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where the delay length Nm is a positive real number, it is divided into the integral
part Ni and the fractional part Nf (Nf = Nm − Ni). The integral part Ni is set as
the closest integer of (Nm−n/2), and the fractional part Nf is approximated by FIR
term of ∑nk=0 Akz−km .
The Lagrange coefficients Ak can be calculated based on Lagrange polynomial
interpolation as:
Ak =
n∏
i=0,i 6=k
Nf − i
k − i
. (3.10)
Figure 3.7: Bode plot comparison of z−0.5m realized by 1st− 5th order fractional-order
delay
Higher order approximation can provide higher accuracy in magnitude. However,
higher order approximation needs more computation and a more complicated design.
The bode plot comparison of the 1st−5th order fractional-order delay estimation with
theoretical value of z−0.5m is provided in Fig. 3.7. In terms of the phase approximation,
the odd order Lagrange interpolation polynomials (the 1st, 3rd, and 5th order) match
theoretical value better. On the contrary, the even order polynomials (the 2nd and 4th
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order) show certain error, especially in high frequency. In terms of the magnitude
approximation, all polynomials perform as low pass filters. The 2nd − 5th order
polynomials have comparable magnitude performance with the theoretical value,
while the 1st-order polynomials have large magnitude approximation error. With
the trade-off of approximation accuracy and design complexity, a 3rd-order FOPL is
often selected in practical applications.
3.2.4 Fractional-order linear phase lead compensation
The phase lead compensator Gf (zm) in Fig. 3.2 improves the system stability by
providing phase lead to cancel out the phase lag of the closed-loop system G(zm) [102].
Theoretically, it can be implemented as the inverse of the system model G(zm) [55].
In practice, it is difficult to obtain the inverse of the closed-loop system accurately
due to various model uncertainties.
Figure 3.8: Linear phase lead compensation for MRC
A simple and flexible phase lead compensation scheme is linear phase
compensation design of zγm which is discussed in Chapter 2. Fig. 3.8 presents the
MRC scheme with a typical linear phase lead compensation [58]. By adding a leading
filter zγm, it produces a phase lead θ = γ ×m× (ω/ωN)× 180◦ at frequency ω for the
RC output. In the previous design, γ is an integer, which could lead to an inaccurate
phase compensation and result in performance degradation. It is desirable to develop
an accurate linear phase lead compensation for MRC.
For accurate phase compensation, a fractional order phase lead (FOPL)
compensation Gf (zm) = zγm is proposed, where γ ∈ R+ is designed as a real number.
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The FOPL can be also approximated by a nth-order polynomial as:
zγm ≈ zγim ×
n∑
k=0
Bkz
k
m (3.11)
where γi is the integral part of γ, which is set as the closest integer of (γ −
n/2). Similarly, the Lagrange coefficients Bk can be calculated based on Lagrange
polynomial interpolation as:
Bk =
n∏
i=0,i 6=k
Nf − i
k − i
. (3.12)
With the form of Eq. (3.11), the FOPL filter produces a linear phase lead:
θf = γ ×m
ωr
ωN
180◦ (3.13)
for input signal frequency ωr, where γ is a real number. Therefore, the FOPL filter can
produce higher compensation resolution and accuracy than an integral-order filter.
3.2.5 System stability analysis
Based on the design of fractional-order delay and phase lead, a fractional-order
multirate RC (FOMRC) with FOPL is proposed as shown in Fig. 3.9. The new
scheme is a universal solution as it also includes a fractional order phase lead
compensation to provide accurate phase compensation.
Figure 3.9: Structure of the fractional-order MRC (FOMRC) with fractional-order
phase lead (FOPL) compensation
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For MRC system shown in Fig. 3.9, the delay Nm results in accurate infinite gains
at fr and its harmonics. With the assumption that Q(zm) = 1, the tracking error is:
lim
ω→ωh
|E(zm)| = 0 (3.14)
where ωh is the reference signal harmonic frequency.
Similarly as the analysis of conventional RC stability in Section 2.2.2, the overall
system holds the stability conditions: first, the closed-loop feedback system G(zm) =
Gc(zm)Gs(zm)/[1+Gc(zm)Gs(zm)] is stable; second, the MRC gain Kr and phase lead
step γ needs to hold:
0 < Kr ≤
2cos[(θg(ejω) + γω)Tm]
Ng(ejω)
(3.15)
The frequency bandwidth condition can be obtained as:
| θg(ejω) + γω |< 90◦ − ε (3.16)
where Ng and θg is magnitude and phase characteristics of G(zm), ε is a small positive
constant to enhance the system robustness.
Comparing with traditional MRC design where the phase lead can only be an
integer, the FOMRC with FOPL increases the resolution of phase lead compensation
and provides a more accurate period delay.
3.3 Case study: FOMRC controlled single-phase DC/AC
PWM voltage source converters
Programmable AC power sources that provide adjustable frequency and adjustable
amplitude AC voltages are widely used in automatic testing and bench-top
applications, such as avionics testing, International Electrotechnical Commission
(IEC) testing, shipboard testing, and power supply test applications. Both output
amplitude and output frequency can be set over a large range. For example, electrical
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utilities require the power supply with a frequency of 50 Hz and 60 Hz while ship
and aircraft require the power supply with 400 Hz. Under various load conditions,
a high-performance programmable AC power source needs to generate a very
clean sinusoidal output voltage. In addition to the state-of-the-art high-frequency
PWM technology, advanced control techniques should be employed to enable power
converters to achieve these targets.
In this section, the system modelling and state feedback controller are built first;
then two scenarios are used to test the advantage of the proposed fractional-order
design of linear phase lead compensation MRC: (1) 110V output with frequency
variation from 59 Hz to 61 Hz under MRC (m=4), and (2) 110V, 400Hz output
under MRC (m=1). Both of them have a sampling frequency of 11 kHz.
3.3.1 System modeling and state feedback control
Figure 3.10: Plug-in FOMRC controlled converter system
Fig. 3.10 shows the FOMRC controlled single-phase DC/AC converter, which is
similar as the system in Section 2.3.1. The system parameters are shown in Table
3.1.
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Table 3.1: Parameter of FOMRC controlled single-phase DC/AC PWM converter
Parameter Value Parameter Value
DC bus voltage En 200 V Linear load R 200 Ω
Inductor filter L 3 mH Capacitor filter C 10 µF
Rectifier capacitor Cr 60 µF rectifier inductor Lr 3 mH
Rectifier resistance Rr 200 Ω PWM frequency 11 kHz
Sampling frequency fs 11 kHz
The system modeling and state feedback controller design under system sampling
frequency fs refer to the process in Sections 2.3.1 and 2.3.2. The state space of the
state feedback control [u(k) = −k1v(k)− k2i(k) + gvref (k)] closed-loop system under
system sampling period Ts is:v(k + 1)
i(k + 1)
 = A
v(k)
i(k)
+Bvref (k)
=
ϕ11 − g1k1 ϕ12 − g1k2
ϕ21 − g2k1 ϕ22 − g2k2

v(k)
i(k)
+
g1g
g2g
 vref (k)
(3.17)
where
ϕ11 = 1− Ts/(RC) + T 2s /(2R2C2)− T 2s /(2LC),
ϕ12 = Ts/C − T 2s /(2RC2),
ϕ21 = −Ts/L+ T 2s /(2RLC),
ϕ22 = 1− T 2s /(2LC),
g1 = T 2s /(2LC),
g2 = Ts/L.
In MRC, the system model needs to be down-sampled based on Eq. (3.4).
52
3.3.2 Experimental scenario I: 110V output with variable frequency 59
Hz, 60 Hz, and 61 Hz
With parameters in Table 3.1 and state feedback control gain k1 = 1.5, k2 = 7, and
g = 0.5, the closed loop transfer function G(zm) can be derived as:
G(zm) =
1.396zm + 0.899
z2m + 0.9915zm + 0.3569
(3.18)
Figure 3.11: Output performance under feedback control: (a) linear load, (b) rectifier
load
The feedback control system is stable with the poles at −0.4957± 0.3334i in the
unit cycle. With this feedback controller, the system response under two kinds of
loads (linear load and rectifier load) for 60 Hz 110V voltage is shown in Fig. 3.11.
From the results, state feedback presents a stable response, but serious magnitude
error, phase lag, and voltage waveform distortion result in the large tracking error.
The RMS tracking errors in one period for linear load and rectifier load are 38.88V
and 43.51V, respectively. The THDs are 6.43% and 10.05%, respectively.
The experiment employs a MRC controller with down-sampling ratio m = 4,
which reduces RC sampling frequency to 1/4 of that of CRC. For 60 Hz reference
frequency, the ratio of the MRC sampling frequency and reference frequency fr equals
to fs/fr/m = 45.83 which is not an integer. Therefore, the delay period bNme for
integral MRC is chosen as the closest integer 46, while the Nm in FOMRC is chosen
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as 45.83, which is approximated by a 3rd-order FIR filter as:
z−45.83m ≈ −0.02z−44m + 0.18z−45m + 0.89z−46m − 0.04z−47m . (3.19)
For the other two reference frequency cases, the similar designs for delay period Nm
are applied: Nm = 46.61 for 59 Hz reference frequency and Nm = 45.08 for 61 Hz
reference frequency.
Figure 3.12: Phase lead compensation comparison: (a) frequency bandwidth (b) Kr
upper limit
Fig. 3.12 (a) and (b) show the phase lead compensation bandwidth and Kr in the
range of the Nyquist frequency with different phase lead steps of γ. Based on condition
(3.16), the phase after compensation should stay within±75◦ with ε = 15◦. Condition
(3.15) indicates that the upper limit of the gain Kr must be positive but smaller than
the minimum value of the curve 2cos[(θg(ejωm) + γωm)Tm]/Ng(ejωm). Fig. 3.12 (a)
shows that in the cases of no phase lead (γ = 0, 1) and excessive phase lead (γ = 3),
the phase lead compensation results in a limited controllable bandwidth of about 550
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Hz, 1200 Hz, and 350 Hz respectively. Although the phase lead compensation with
γ = 2 stays in the stable area, it already reaches the limited stability area at high
frequency. On the contrary, the phase lead compensation with γ = 1.5 stays in ±75◦
below the Nyquist frequency, which means it can guarantee zero error tracking of
periodic signals. From Fig. 3.12 (b), the gain Kr of the fractional-order compensator
with γ = 1.5 has an upper limit of 1.83 below the Nyquist frequency, compared with
0.36 for γ = 2. For γ = 0, 1 and 3, it is not possible to hold Kr positive for the whole
Nyquist frequency. This result shows that fractional-order phase compensation leads
to a larger stable frequency bandwidth and a larger gain Kr upper-limit.
As mentioned early, the practical γ could be different from the theoretical value.
By carrying out experiments with different phase leads, the best result for integral
phase lead can be obtained when γ = 2; for FOPL, the best performance happens
when setting γ = 1.7. This is different from the theoretical analysis and is mainly
caused by the system modelling uncertainty and delay in the DSP controlled PWM
[16, 18].
The MRC gain Kr for both integral phase lead and FOPL is 1, which is within
Kr upper limit for both systems. Based on Eqs. (3.11) and (3.12) the FOPL with
γ = 1.7 has the form of:
z1.7m ≈ −0.05z1m + 0.33z2m + 0.77z3m − 0.06z4m (3.20)
Experimental results are compared under three MRC design methods: MRC with
integral-order phase lead, FOMRC with integral phase lead, and FOMRC with FOPL.
Fig. 3.13 shows the transient response and tracking error after applying FOMRC
with FOPL for 60Hz reference frequency. When the system operates under state
feedback control, the peak tracking error is about 50 V, and this is mainly caused by
the response phase lag and magnitude error. After applying FOMRC with FOPL,
the system tracking error converges and becomes stable within about four cycles.
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Figure 3.13: Transient response of FOMRC with FOPL
Table 3.2: Steady-state performance comparison of MRC converters under 60 Hz
reference frequency
60 Hz reference input
Tracking error (V) THD(%)
LL NL RL LL NL RL
MRC 7.59 5.72 11.2 3.92 2.76 8.25
FOMRC 1.71 1.11 1.91 0.91 0.66 1.26
FOMRC with FOPL 1.10 1.00 1.39 0.62 0.41 0.92
Fig. 3.14 shows the steady-state performance comparison between MRC,
FOMRC, and FOMRC with FOPL for 60 Hz reference under linear load and rectifier
load. It is clear that FOMRC with FOPL has the best waveform performance. Similar
comparison results can be obtained for reference signals with 59 Hz and 61 Hz,
in which MRC and FOMRC show even worse waveform performance. To further
demonstrate the performance of FOMRC with FOPL, Fig. 3.15 shows the waveforms
for 59 Hz, 60 Hz, and 61 Hz under Linear and rectifier load, respectively. It shows
that FOMRC with FOPL has very good performance at different frequencies.
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Table 3.3: Steady-state performance comparison of MRC converters when reference
frequency has fluctuation (59 Hz and 61 Hz)
59 Hz reference input 61 Hz reference input
Tracking error (V) THD(%) Tracking error (V) THD(%)
LL NL RL LL NL RL LL NL RL LL NL RL
MRC 6.12 4.60 9.17 3.84 2.44 6.59 9.31 7.11 13.4 4.31 2.82 9.70
FOMRC 2.13 1.17 2.99 1.05 0.64 1.78 1.94 1.01 2.22 0.98 0.62 1.28
FOMRC
with FOPL 1.46 0.82 1.75 0.89 0.46 1.06 1.37 1.00 1.29 0.70 0.57 0.75
Tables 3.2 and 3.3 show the variable input frequency steady-state performance
comparison between the three MRC methods, where LL, NL, and RL means the load
conditions of linear load, no load, and rectifier load, respectively. The steady-state
performance is mainly considered in tracking error root mean square (RMS) value and
THD. For 59 Hz reference input, FOMRC gives an obvious improvement when it is
compared against the integral-order MRC. This is mainly caused by the accurate
delay period in FOMRC. FOPL gives a further improvement by achieving more
accurate compensation. The FOMRC with FOPL achieves 31.4%, 28.1%, and 41.5%
improvement on tracking error and 15.2%, 28.1%, and 40.4% on THD comparing
with FOMRC without FOPL for linear, no, and rectifier loads, respectively. For 60
Hz and 61 Hz reference input, similar results are obtained. For general cases (beyond
PWM converters), the assessment of the tracking accuracy of a control system only
concerns the tracking error. That means the proposed method offers a general control
solution to extensive applications (including power converters).
From Figs. 3.14 and 3.15, and Tables 3.2 and 3.3 , it is easy to draw the conclusion
that the proposed FOMRC with FOPL design is insensitive to the ratio of fs/fr and is
able to deal with fractional order delay unit. More importantly, the proposed design
can efficiently deal with the varying reference frequency or frequency fluctuation and
thus increases the robustness of the repetitive control design.
Fig. 3.16 shows the transient response of the universal fractional-order design of
MRC at 60Hz operates under sudden load switches from (a) no load to linear load
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Figure 3.14: Steady-state performance comparison between MRC, FOMRC and
FOMRC with FOPL for 60 Hz reference voltage
and (b) from no load to rectifier load, respectively. From the response, the output
voltage recovers from sudden step load change within two cycles (0.033 seconds)
when a linear load is switched on and recovers within five cycles (0.083 seconds)
when a rectifier load is switched on. The experiments demonstrate that the proposed
universal fractional-order design of MRC is robust to sudden load changes.
3.3.3 Experimental scenario 2: 110V, 400Hz output
The high-frequency power supply can reduce equipment volume and weight, which is
significant for aircraft and ship. Therefore, 110 VAC at 400 Hz is much popular used
in aircraft and ship AC power supply. However, with the same sampling frequency fs
= 11 kHz, high reference frequency fr leads to a small delay period N = fs/fr in RC,
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Figure 3.15: Steady-state voltage response of FOMRC with FOPL for 59 Hz, 60 Hz,
and 61 Hz reference voltage under linear load and rectifier load
which may result in a fractional ratio and a low phase lead compensation resolution.
With a small N , we do not downsample the signal, i.e. m = 1. Thus we drop the
subscript m. However, we still use FOMRC to make the notation consistent.
The state feedback control gain is chosen as k1 = 1, k2 = 7, and g = 0.5 for 400
Hz system, the closed-loop transfer function G(z) based on Eq. (3.17) is derived as:
G(z) = 0.1223z + 0.1121
z2 − 1.413z + 0.7729 (3.21)
The poles of the system are 0.7065 ± 0.5232i, which are within the unit circle.
Under only feedback controller, it gives stable responses for different loads. However,
it cannot present a satisfactory performance in both tracking error and THD. The
THDs for no load, linear load, and rectifier load are all larger than 10%.
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Figure 3.16: Sudden load switch of 60Hz reference voltage: (a) from no load to linear
load, (b) from no load to rectifier load
As the ratio of fs/fr is a fraction in this case study, FOMRC with N = 27.5 and
CRC with bNe = 28 are used; the RC gain Kr for both integral phase lead, and
FOPL is also set as 0.5, which is within Kr upper limit for both systems. With the
similar experiment process, the best result for integral phase lead can be obtained as
γ = 3; for FOPL, the best result is achieved when γ = 3.5 which can be approximated
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as:
z3.5 ≈ −0.06z2 + 0.56z3 + 0.56z4 − 0.06z5. (3.22)
Experiments are carried out under three kinds of loads by comparing three RC
design methods: CRC with integral-order phase lead (N = 28, γ = 3), FOMRC with
integral-order phase lead (N = 27.5, γ = 3), and FOMRC with FOPL (N = 27.5, γ =
3.5).
Figure 3.17: Transient response after applying FORC with FOPL
Fig. 3.17 shows the transient response and tracking error after applying RC with
FOPL. It shows that the system tracking error converges and becomes stable within
about three cycles.
Fig. 3.18 shows the waveforms of FOMRC with FOPL under linear and
rectifier load, respectively. It is clear that the output voltage traces the reference
accurately under different load conditions, which presents strong robustness of FOPL
compensation. Table 3.4 summaries the steady-state performance comparison among
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Figure 3.18: 400 Hz RC system steady-state voltage response of FORC (N = 27.5)
with FOPL (γ = 3.5) under linear load and rectifier load
Table 3.4: Steady-state Performance Comparison at 400 Hz
N γ
Tracking RMS error (V) THD (%)
LL NL RL LL NL RL
CRC 28 3 61.29 - - 6.53 - -
FOMRC (m=1) 27.5 3 1.63 2.35 3.99 0.85 1.81 3.38
FOMRC (m=1) with FOPL 27.5 3.5 1.54 1.90 3.84 0.81 1.10 2.85
RC methods (’-’ means unstable). Comparing between CRC and FOMRC, an
accurate delay period is achieved in FOMRC. On the contrary, the CRC cannot even
maintain a stable output under no load and rectifier load conditions. Comparing with
integral-order phase lead compensation, FOPL achieves more accurate compensation
which results in smaller tracking error and lower THD. Comparing with FOMRC
without FOPL, FOMRC with FOPL achieves 5.5%, 19.1%, and 37.6% improvement
on tracking error and 4.7%, 39.2%, and 15.7% on THD for linear, no, and rectifier
loads, respectively. Figs. 3.17 and 3.18, and Table 3.4 show that the proposed
FOMRC with FOPL has excellent capability to deal with applications with low delay
periods and overcomes its limitation on inaccurate phase compensation.
Fig. 3.19 shows the transient response of the universal fractional-order design of
MRC at 400Hz operates under sudden load switches from (a) no load to the linear
load and (b) from no load to rectifier load, respectively. From the response, the
output voltage recovers from sudden step load change in one cycle (2.5 ms) when a
linear load is switched on and recovers within three cycles (7.5 ms) when rectifier
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Figure 3.19: Sudden load switch of 400Hz reference voltage: (a) from no load to linear
load, (b) from no load to rectifier load
load is switched on.
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3.4 Summary
In this chapter, universal fractional-order design of linear phase lead multirate
repetitive control is proposed to provide a general frequency adaptive RC design.
The proposed approach is simple and effective in the applications where sampling
frequency fs, the fundamental frequency of the reference signal fr, and downsampling
ratio m can be flexibly selected. Theoretical analysis and experiments show that this
new FOMRC with FOPL design leads to significant performance improvement in
applications where the unit delays in a period of the reference signal (ratio of fs/fr/m)
is not an integer, the fundamental reference frequency fr has fluctuations, and the
phase compensation resolution is low. It is noted that conventional RC is a special
case of MRC and therefore the proposed design can be used for conventional RC. The
effectiveness of the proposed FOMRC with FOPL is verified on a series of application
examples of programmable AC power supplies with high tracking accuracy, low THD,
and good transient response.
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Chapter 4
Virtual Variable Sampling based RC for
DC/AC PWM voltage source converters
In the previous chapter, the universal fractional-order design of multirate RC is
proposed, which estimates the fractional delay part by an FIR filter. In this chapter,
a virtual variable sampling (VVS) method is proposed to solve the issue of the
fractional ratio of sampling frequency to reference frequency essentially. Based on
the method of VVS, an improved RC scheme is introduced. Experimental results of
a single-phase DC/AC inverter system are presented to show the effectiveness of the
proposed VVS-based RC.
4.1 Virtual variable sampling
4.1.1 The motivation of variable sampling and the limitation of
variable sampling by hardware
In RC, the delay z−N provides a time delay that equals to one period of the reference
signal, where N equals to the ratio of reference period to the sampling period. In most
existing RC works except the fractional-order RC scheme in Chapter 3, N is required
to be an integer due to digitization. Many practice cases show that this requirement
cannot always be true. It’s difficult or even impossible to have a constant integral
ratio Tr/Ts especially when the reference fundamental frequency fr is varying or under
certain disturbance.
A direct way to address this problem is to use a varying sampling frequency
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scheme. In [103, 104], variable sampling/switching period techniques were developed
to obtain fixed integer samples per period for wind and aircraft power systems. Based
on variable sampling method, the overall system with plug-in RC has the form as Fig.
4.1, where z̃ represents variable sampling.
Figure 4.1: RC controlled system under variable sampling method
The method of variable sampling not only requires high hardware processing
capability of system CPU and has slow response speed, but also influences the
stability of the closed-loop system without plugging in RC G(z̃) = Gc(z̃)Gp(z̃)/[1 +
Gc(z̃)Gp(z̃)]. The influence of the stability is discussed mainly in [105, 106].
4.1.2 Virtual variable sampling period buildup
To develop a flexible and easy-to-implement solution, a virtual variable sampling
scheme with a virtual sampling period Tv is proposed. In this method, the system
sampling period Ts keeps a fixed value, while the virtual variable sampling period Tv
is created to approximate a virtual unit delay to maintain integer unit length Nv in
one period of the reference signal with frequency variations and fluctuations. The
virtual sampling period Tv is set as:
Tv =
Tr
Nv
(4.1)
Note that the reference period Tr is always an integer Nv multiple of virtual
variable sampling period Tv. When Tr changes or fluctuates, Tv can be easily changed
by tuning the parameters of VVS to keep Nv a constant integer. This is equivalent
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to the solutions with varying sampling frequency [103, 104]. The advantage of the
proposed approach over previous approaches is that it provides a generic solution
to fractional-order problems, and can be used for all delay-based repetitive control
design and phase-lead compensation design.
Figure 4.2: Sampling points comparison under a sudden reference period change
Fig. 4.2(a) shows sampling points comparison under a sudden reference period
change between constant sampling (CS), variable sampling (VS), and virtual variable
sampling (VVS). When the reference period changes from Tr to T̃r, CS cannot provide
fixed integer number of delay periods Ts for both periods. By changing sampling
period from Ts to T̃s accordingly, VS has integer number N delay periods for both Tr
and T̃r. With the same sampling frequency as that in CS, VVS builds approximated
virtual variable delay periods Tv and T̃v, which can be achieved from Fig. 4.2(b) with
two different sets of parameters, to keep a virtual but fixed number Nv delay periods
for both Tr and T̃r without changing system sampling period Ts.
With virtual variable sampling period Tv, the VVS unit delay z−1v is approximated
by establishing a nth-order Lagrange interpolation polynomial:
z−1v =
n∑
i=1
aiz
−i,with ai =
n∏
j=1,j 6=i
Tv − iTs
jTs − iTs
(4.2)
A higher order n will provide a higher approximation accuracy of z−1v . However,
a higher order n costs more computation and needs more complicated design. A
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3rd-order polynomial shows accurate enough approximation in the experiments and
is sufficient for most practical applications. With this consideration, n = 3 is selected
in the thesis:
z−1v = a1z−1 + a2z−2 + a3z−3 (4.3)
Therefore, VVS unit can approximate a time delay between Ts to 3Ts, which
means the virtual variable sampling frequency is between fs/3 and fs.
4.2 Virtual variable sampling based RC
4.2.1 The scheme of VVS-based RC
Figure 4.3: Virtual variable sampling RC
With the form of VVS unit delay of z−1v , the VVS-based RC is shown in Fig. 4.3
and has the transfer function as:
GV V S−basedRC(zv) = Kr
z−Nvv
1− z−Nvv
Gf (zv) (4.4)
where Kr is the VVS-based RC gain and Gf (z) is a phase lead filter to be designed
based on the VVS frequency.
Comparing with CRC, z−Nvv has a low pass filter performance as shown in Fig.
4.4, thus low pass filter Q(z) is no longer needed, and it is eliminated from Fig. 2.8.
In contrast to fractional-order RC [43, 65], VVS-based RC is able to deal with a
signal with larger frequency variation range. For instance, a 3rd-order FIR filter is
able to approximate the fractional delay z−Nf from z0 to z−3. For a 10 kHz sampling
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Figure 4.4: Magnitude performance of VVS unit z−1v when variable sampling period
Tv changes from 1.2 Ts to 2.8 Ts
frequency system, it can deal with the reference signal with the frequency from 59.17
Hz to 60.24 Hz when the overall delay range is set from z−166 to z−169. On the
contrary, for a 10 kHz sampling frequency system, a 3rd-order VVS is able to adjust
virtual sampling frequency from 3.33 kHz to 10 kHz, which can deal with the reference
signal with the frequency from 41.66 Hz to 125 Hz under a fixed delay z−80v in RC.
The cost of the VVS-based RC is that it needs more memory unit than CRC and
fractional-order RC. In the case of the prior example, a third order VVS-based RC
takes 50% more computational cost than CRC or fractional-order RC.
Furthermore, the sampling period of input and output is still the system sampling
period Ts, while all RC analyses are conducted under the virtual sampling period of
Tv. Different from multi-rate sampling [49], aliasing and imaging do not exist in VVS.
Therefore, there is no need for adding anti-aliasing and anti-imaging filters between
VVS-based RC with virtual sampling period Tv and digital control system with a
system sampling period Ts.
Fig. 4.5 shows the magnitude response comparison of VVS-based RC and CRC,
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Figure 4.5: Magnitude response comparison of VVS-based RC and CRC
where the sampling frequency is 10 kHz and the reference frequency is 60 Hz. For
CRC, the delay length N is selected as the closest integer 167 because the ratio
Tr/Ts = 166.67. The comparison in Fig. 4.5 shows that VVS-based RC has accurate
resonant magnitudes at the fundamental and all harmonic frequencies. On the
contrary, the magnitude peaks of CRC with integral delay length shift away from
the fundamental and harmonic frequencies. Inaccurate resonant frequencies of CRC
will degrade RCś performance by lowering harmonic suppression and disturbance
rejection on harmonic frequencies.
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4.2.2 Stability analysis of VVS-based RC
For overall system in Fig. 2.8, replacing the CRC with VVS-based RC of Eq. (4.4),
the error transfer function can be expressed as:
E(z) = (1− z
−Nv
v )(1−G(z))
1− z−Nvv (1−KrGf (zv)G(z))
× [R(z)−D(z)]
(4.5)
where G(z) = Gc(z)Gs(z)/[1+Gc(z)Gs(z)] is the closed-loop system transfer function
without VVS-based RC. The VVS delay z−Nvv can be approximated as z−vNv , where
the real number v is selected to make vNv = Tr/Ts. Then, the VVS-based RC transfer
function can be presented as:
E(z) = (1− z
−vNv)(1−G(z))
1− z−vNv(1−KrGf (zv)G(z))
× [R(z)−D(z)]
(4.6)
If the frequency of reference r(t) and disturbance d(t) approaches ωl = 2πlfr with
l = 0, 1, 2, ... and less than the system Nyquist frequnecy, then z−vNv = 1. The system
gets zero tracking error:
lim
ω→ωl
‖E(z)‖ = 0 (4.7)
Eq. (4.7) indicates that this scheme can suppress all harmonics of the periodic
error signal, even in the presence of unmodeled dynamics. The advantage of
VVS-based RC is that it does not require the sampling frequency to be an integral
multiple of the fundamental frequency of the reference signal.
Similarly as the analysis in Section 2.2.2, the RC gain Kr and phase lead step γ
need to meet the requirement of Eqs. (2.21) and (2.22).
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Figure 4.6: VVS-based RC controlled single-phase DC/AC PWM converter system
4.3 Case study: VVS-based RC controlled single-phase
DC/AC PWM voltage source converters
Fig. 4.6 shows VVS-based RC controlled single-phase DC/AC PWM converter
system, and the system parameter is the same as the one in Section 2.3.2. The
sampling frequency for VVS-based RC controlled system is 10 kHz. Please refer to
Sections 2.3.1 and 2.3.2 for system modeling and state feedback controller design.
4.3.1 VVS-based RC design
With the reference signal frequency fr = 60 Hz (Tr = 1/60s) and sampling frequency
fs = 10 kHz (Ts = 0.1ms), the delay length for CRC is N = bTr/Tse = b166.67e =
167. From the form of VVS unit delay in Eq. (4.3), z−1v is approximated by z−1, z−2,
and z−3, which means the virtual variable sampling frequency can be set between
fs/3 and fs. The delay length of Nv in the experiment is selected as 80 making the
virtual variable sampling frequency is around the middle of fs/3 and fs, which ensure
the VVS-based RC has large adjustment range. The VVS unit delay is obtained from
72
Eq. (4.3) as:
z−1v = 0.038z−1 + 0.993z−2 + 0.045z−3 (4.8)
The next step is to choose the RC gain Kr and to build the linear phase lead
filter Gf (zv). In order to achieve fast transient response after applying VVS-based
RC, Kr is selected as 1, which also meets the requirement of Eq. (2.21). The phase
lead compensation is based on the Eq. (2.22) as:
Gf (zv) = z2.5v ≈ −0.06z1v + 0.56z2v + 0.56z3v − 0.06z4v (4.9)
4.3.2 Experimental results and comparison
Figs. 4.7 and 4.8 show the transient response and tracking error after applying
VVS-based RC under linear load and rectifier load. With only state feedback control,
the peak value of tracking error is about 50 V, and this is mainly caused by the
response phase lag and magnitude error. After applying the VVS-based RC, the
system tracking error converges and becomes stable within about three cycles, which
is about 0.05 second.
Figure 4.7: Transient response on linear load after applying VVS-based RC
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Figure 4.8: Transient response on rectifier load after applying VVS-based RC
Fig. 4.9 shows the steady-state performance comparison between state-feedback
control (SFC), CRC, and VVS-based RC under linear and rectifier load. It is clear
that VVS-based RC has the waveform with the least distortion under the condition
of the fractional ratio of Tr to Ts. For SFC, there are apparent magnitude error and
phase lag, and severe distortion under the condition of rectifier load. Although not
too much magnitude error and phase lag for CRC, certain distortion still happens
because of inaccurate delay length N .
Tables 4.1 shows the result comparisons for Fig. 4.9 in terms of tracking error
in root mean square (RMS) value and THD under linear load (LL), no load (NL),
and rectifier load (RL). From the table, SFC shows an unsatisfied response with
significant magnitude error and phase lag. Both CRC and VVS-based RC show
significant improvement in both terms of tracking error and THD. Because of the
accurate delay design, VVS-based RC shows the best performance under different
load conditions with 39.3%, 33.2%, and 52.8% improvement on tracking error and
58.4%, 41.5%, and 67.4% on THD compared with CRC.
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Figure 4.9: Experiment results comparison for SFC, CRC, and VVS-based RC under
linear load (left column) and rectifier load (right column)
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Table 4.1: Steady-state performance comparison in terms of tracking error and THD
Tracking RMS error (V) THD
LL NL RL LL NL RL
SFC 30.35 27.18 34.79 2.33% 2.72% 8.04%
CRC 1.73 1.78 2.5 1.73% 1.18% 2.18%
VVS-based RC 1.05 1.19 1.18 0.72% 0.69% 0.71%
Figs. 4.10 and 4.11 show that the VVS-based RC operates under sudden step load
switches from no load to linear load and rectifier load, respectively. It is clear from the
diagrams that output voltages do not vary too much and recover from the sudden step
load changes within two cycles (0.033 seconds with 60 Hz). The experiments prove
that VVS-based RC is robust to sudden load changes. Moreover, it is noticed that
VVS-based RC and SFC are complementary: SFC offers an instantaneous dynamic
response to the sudden load change, but its tracking accuracy is relatively low; the
plug-in VVS-based RC controller can significantly reduce the tracking errors with
fast convergence speed.
Figure 4.10: VVS-based RC with linear load under sudden load change
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Figure 4.11: VVS-based RC with rectifier load under sudden load change
Figure 4.12: Output response of CRC when reference frequency changes from 60Hz
to 61Hz
Figs. 4.12 and 4.13 show the transient response of CRC and VVS-based RC
to reference frequency step change from 60 Hz to 61 Hz. For VVS-based RC, it
achieves very low tracking error, and the peak-to-peak value reduces from 50V to
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Figure 4.13: Output response of VVS-based RC when reference frequency changes
from 60Hz to 61Hz
about 10V, after a certain transient process. On the contrary, the peak-to-peak value
of tracking error from CRC is about 30V after the transient process. Therefore,
the proposed VVS-based RC shows great frequency adaptability with the reference
frequency changing.
Fig.4.14 shows the result comparison of CRC and VVS-based RC when the
reference frequency of the output AC voltage linearly changes from 60 Hz to 61
Hz. The tracking error is the RMS value of one cycle length. From the comparison
result, the CRC tracking error becomes worse and worse when the output frequency
gets away from the desired frequency. However, by introducing the output frequency
into the RC design, the VVS-based RC has a much better frequency adaptivity when
the output frequency is changing.
4.4 Summary
In this chapter, a flexible, generic, and easy-to-implement virtual variable sampling
RC is proposed to address the performance degradation caused by the fractional
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Figure 4.14: Output response of CRC and VVS-based RC when reference frequency
linearly changes from 60Hz to 61Hz
ratio of the reference period to the sampling period. With a fixed system sampling
period, a virtual variable sampling period is achieved by building an approximated
virtual unit delay. Based on this, RC can be implemented with a virtual variable
sampling period that is different from the system sampling period. Comparing with
variable sampling period methods that are achieved in hardware, the virtual variable
sampling period is approximated by software and, therefore, is more straightforward
and more economical. In contrast to fractional-order RC in previous work, this
method is more flexible and can deal with signals with more extensive frequency
variation range. The cost of VVS-based RC is that it will take more computational
memories than conventional RC or fractional-order RC. Theoretical analysis shows
that the proposed RC scheme can make the infinity gain appears on the fundamental
and harmonic frequencies of the periodic signal, which guarantees the tracking
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performance. Experimental results also show that virtual variable sampling RC offers
better tracking performance and faster transient performance than conventional RC
under fractional ratio. The proposed RC scheme can also be used for solving the
fractional delay length problem when digital RC is applied in the grid-connected
device, especially when the grid frequency fluctuates under disturbance.
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Chapter 5
VVS-based selective harmonic RC scheme for
DC/AC converters
In this chapter, the proposed VVS method is applied to two selective harmonic
RC schemes. Selective harmonic RC is more efficient to eliminate output waveform
distortion and increases system stability. One selective harmonic RC scheme discussed
in this Chapter is discrete Fourier transform based selective harmonic RC (DFT-RC).
And nk ± m order selective harmonic RC (a structure-modified RC). This scheme
suffers from the issues of the fractional ratio of sampling frequency to reference
frequency and reference frequency fluctuation. VVS method is therefore applied to
make it have better frequency adaptation capability. Besides, an odd-order selective
harmonic DFT-RC scheme (ODFT-RC) is proposed to further improve DFT RC
computation cost and transient response. Experimental results of a single-phase
DC/AC inverter system are presented to show the effectiveness of the proposed
VVS-based selective harmonic RC scheme.
5.1 Odd order selective harmonic DFT-based RC
5.1.1 Introduction of DFT-RC scheme
As the experiment results shown in previous chapters, the output waveform distortion
has uneven distribution. To further improve the stability and selectively eliminate
harmonic distortions, DFT-RC is proposed in [22, 64]. The advantages of DFT-RC
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include: it is a selective harmonic RC scheme, which is more effective to compensate
for harmonic distortion because major waveform distortion mainly concentrates on
low odd-order harmonics; DFT-RC has a narrow bandwidth that enables it to deal
with distortion on the interested low order harmonics without affecting overall system
stability, such as phase margin and gain margin, while traditional RC requires a low
pass filter to maintain the overall system stability.
Figure 5.1: DFT-RC structure
Fig. 5.1 shows the scheme of DFT-RC, in which Kr is the RC gain, γ is the
phase lead step, and FDFT (z) is a FIR filter in which b(i) is the FIR coefficients. The
transfer function of DFT-RC is
GDFT−RC = Kr
FDFT (z)
1− FDFT (z) · z−Na
(5.1)
To attain infinite gains at interested harmonics, FDFT (z) filter is designed with
unity gain and zero phase at these harmonics frequencies, which is achieved by inverse
DFT methods. The DFT filter, with a window length equal to one fundamental period
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of the reference signal Tr, has the transfer function as:
FDFT (z) =
2
N
N−1∑
i=0
 ∑
h∈Nh
cos
[2π
N
h(i+ γ)
] z−i (5.2)
where N is one fundamental period delay length, i.e. N = Tr/Ts, Nh is the set of
selected harmonic frequencies, and γ is the phase lead step which is similar as the
one in the traditional RC [58].
Figure 5.2: Magnitude response of FDFT (z) and DFT-RC with Kr=1, N=200, γ=3,
and Nh=7
The DFT filter FDFT (z) has unity magnitude on selective Nh harmonics and
zero magnitude on the other harmonics. By positive feedback in DFT-RC structure,
the overall gain will reach infinity on these selective harmonics. Fig. 5.2 shows an
example of the magnitude responses of DFT filter FDFT (z) and DFT-RC GDFT−RC .
With unity magnitude of FDFT (z) at the selected 7th order harmonics frequency,
the magnitude of DFT-RC in Eq. (5.1) reaches infinity at the interested 7th order
harmonics as shown in Fig. 5.2 (b), thus a selective harmonic RC is achieved.
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5.1.2 ODFT-RC scheme
As the experiment results shown in previous chapters, the waveform distortion is
mostly on the low odd-order harmonic frequencies. In addition, to further reduce the
calculation cost and increase the response speed, an improved ODFT-RC, which only
focuses on the interested odd-order harmonics, is proposed in this section.
Based on inverse discrete Fourier transform, FODFT (z) filter, with a window length
equal to half fundamental period of the reference signal Tr, has the transfer function
as:
FODFT (z) =
4
N
N/2−1∑
i=0
 ∑
h∈Nh
cos
[2π
N
h(i+ γ)
] z−i (5.3)
For a particular odd-order harmonic h, the ODFT filter without concerning phase
lead γ in Eq. (5.3) is:
FODFT (z) =
4
N
N/2−1∑
i=0
cos
(2π
N
hi
)
z−i
= 4
N
N/2−1∑
i=0
cos
(2π
N
hi
)
e−jωTsi
(5.4)
where j is the imaginary unit, ω is signal angular frequency and ωTs = 2πk/N (k ∈ N
is the input signal harmonic order).
FODFT (z) =
4
N
N/2−1∑
i=0
cos
(2π
N
hi
) [
cos
(2π
N
ki
)
− j · sin
(2π
N
ki
)]
= 4
N
N/2−1∑
i=0
{1
2
[
cos
(2π
N
(h+ k)i
)
+ cos
(2π
N
(h− k)i
)]
−12j
[
sin
(2π
N
(h+ k)i
)
− sin
(2π
N
(h− k)i
)]}
(5.5)
When h and k are both odd numbers, h+ k and h− k are even numbers, then
N/2−1∑
i=0
[
cos
(2π
N
(h+ k)i
)]
= 0; (5.6)
N/2−1∑
i=0
[
sin
(2π
N
(h+ k)i
)]
= 0; (5.7)
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N/2−1∑
i=0
[
sin
(2π
N
(h− k)i
)]
= 0. (5.8)
Thus, the ODFT filter has unity magnitude and zero phase at the desired
odd-order harmonics, k = h, and zero magnitude and zero phase at the other
odd-order harmonics, k 6= h:
FODFT (z) =
2
N
N/2−1∑
i=0
cos
(2π
N
(h− k)i
)
=

1, when k = h
0, when k 6= h
(5.9)
Therefore, ODFT filter FODFT (z) has unity magnitude on the selective odd-order
harmonics Nh and zero magnitude on the other odd-order harmonics.
Figure 5.3: Magnitude response of FODFT (z) and ODFT-RC with Kr=1, N=200,
γ=3, and Nh=7
Compared with the magnitude response in Fig. 5.2, FODFT (z) in Eq. (5.3) is
only able to have unity magnitude on selective odd-order harmonic and achieve zero
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magnitude on the other odd-order harmonics. The proposed ODFT-RC has the only
half number (i.e. N/2) of delay elements compared with the traditional DFT-RC with
a full number (i.e. N) of delay elements. The merits of the proposed RC scheme is
that it achieves faster response since only half delay units are applied in the controller
structure.
Figure 5.4: Bode plot for state feedback and the ODFT-RC on interested harmonics
Nh = 1, 3, 5, 7, 9
Because the large gain happens only at selected harmonic frequencies, the
proposed RC scheme does not influence the overall system stability characteristics,
such as phase margin and gain margin as shown in Fig. 5.4.
However, the signal frequency fluctuation will severely degrade the performance
of the ODFT-RC. The zoomed insets in Figs. 5.2 (b) and 5.3 (b) show that when the
signal frequency deviates from the nominal frequency, the magnitudes of DFT-RC
and ODFT-RC decrease significantly: the magnitude drops from infinity to less than
50 when there is only a 0.1 Hz deviation. It is unfeasible to redesign the DFT filter in
Eq. (5.2) or (5.3) by updating the delay number N in each sampling period to achieve
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real-time control. Therefore, the DFT-RC and ODFT-RC are unable to efficiently
deal with frequency fluctuation, which exists in most practical systems. To address
this problem, the ODFT-RC is integrated with VVS scheme to make the selective
harmonic RC frequency adaptive, which is elaborated in the following sections.
5.2 VVS-based ODFT-RC schemes
As the introduction of VVS at Section 4.1.2, with VVS period Tv, the VVS unit delay
z−1v is approximated by establishing a nth-order Lagrange interpolation polynomial:
z−1v =
n∑
i=1
aiz
−i,with ai =
n∏
j=1,j 6=i
Tv − iTs
jTs − iTs
(5.10)
By substituting the VVS unit delay of z−1v in Eq. (5.10) into ODFT filter in Eq.
(5.3), the ODFT-RC has the transfer function as:
FODFT (zv) =
4
Nv
Nv/2−1∑
i=0
 ∑
h∈Nh
cos
[ 2π
Nv
h(i+Na)
] z−iv (5.11)
By applying VVS, the infinite magnitude frequency of the ODFT-RC is able
to track the varying frequency because the virtual sampling frequency can be easily
adjusted. Compared with the traditional DFT filter transfer function (5.2) and ODFT
filter in Eq. (5.3), the delay unit z−1 is replaced by the VVS unit z−1v . Fig. 5.5 shows
the magnitude response of ODFT-RC and VVS based ODFT-RC when the reference
frequency has 0.5 Hz fluctuation. When there is 0.5 Hz reference frequency variation,
VVS based ODFT-RC can regulate the unity magnitude frequency of ODFT filter
and infinity magnitude frequency of ODFT-RC by adjusting the virtual variable
frequency. On the contrary, conventional ODFT-RC is not able to adapt the frequency
fluctuation.
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Figure 5.5: Magnitude comparison between ODFT-RC and VVS based ODFT-RC
under 0.5 Hz frequency fluctuation
5.3 VVS nk ±m order selective harmonic RC
Due to n-pulse commutation, the power harmonics caused by power
converter-interfaced loads and distributed generators usually concentrate on
particular nk ± m order harmonic frequencies. The conventional internal model
principle-based RC, where all embedded internal models of harmonics have an
identical control gain, can compensate for harmonics of interest. However, its
dynamics are not good since it treats all harmonics equally. The selective harmonic
RC (SHRC) scheme, offering more flexibility to optimize the gains for tailor-made
internal models of nk ± m order harmonics, can address the slow-dynamic issue of
the RC more effectively. However, SHRC has special requirements on the system
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sampling frequency to achieve accurate harmonics compensation. More important,
it is sensitive to frequency fluctuation. When frequency has certain fluctuation, the
output harmonic frequencies deviate away from the desired frequencies which leads
to performance degradation. To address this problem, the VVS method under the
SHRC scheme is implemented, so that the overall system can easily adapt to various
system sampling frequencies and variations of interested harmonic frequencies caused
by frequency fluctuation.
5.3.1 nk ±m order Selective Harmonic RC
In practical electrical power systems, harmonics caused by power-converter interfaced
loads and distributed generators usually concentrate on particular nk ± m order
harmonics. For instance, the harmonic frequencies of the single-phase H-bridge
converter are mainly 4k ± 1 (k = 1, 2, . . .) times of the fundamental frequency, while
distortions of the three-phase two-level converter are typical 6k ± 1 order harmonics
[64, 107–113]. To deal with these particular harmonics, a tailor-made SHRC scheme
was introduced in [61]. The SHRC can effectively and accurately compensate for
power harmonics with fast dynamics, strong robustness, flexibility in implementation.
Since the power harmonics produced by power converters usually concentrate on
nk ± 1 (k = 0, 1, 2...) order harmonic frequencies. To compensate for the selected
nk ± 1 order harmonics individually, a universal selective harmonic compensation
module that only includes the internal models of nk±m order harmonics is generated
as:
Gnk±mRC(z) = Kr
cos(2πm/n)z−N/n − z−2N/n
1− 2cos(2πm/n)z−N/n + z−2N/n (5.12)
where n,m ∈ N, n > m ≥ 0, and N = Tr/Ts is the sampling number in one reference
period.
This selective harmonic compensation module as shown in Fig. 5.6 provides a
universal internal model principle-based controller for power harmonic compensation,
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which is tailored for nk ±m order harmonics and provides sufficient flexibility. For
example, let n = 1 and m = 0, it becomes a conventional RC scheme, and let n = 4
and m = 1, it becomes an odd-order harmonic RC scheme [61].
Figure 5.6: Digital nk ±m order selective harmonic RC scheme
5.3.2 VVS-based nk ±m order Selective Harmonic RC
The SHRC scheme is typically implemented in digital signal processors (DSP) with
the period delay unit z−N/n, where N is the number of sample points in one reference
fundamental signal period (N = fs/fr, fs is the sampling frequency and fr is the
reference signal frequency)[55]. For the digital system requirement, the delay length
N/n needs to be an integer, i.e., the sampling frequency fs needs to be an integral
multiple of fr × n. However, it cannot be guaranteed that the ratio is an integer in
real practice. First, the sampling frequency in many applications is not an integral
multiple of nfr. For example, a 60-Hz reference signal with a 10-kHz sampling
frequency requires the period delay unit of z−N/n = z−27.78 to implement the SHRC,
which is unachievable in DSPs. Second, For grid-connected applications, the grid
frequency always varies due to the power imbalance between generations and load
demands [43, 67, 114]. For instance, if the grid frequency fluctuates in the range from
59.5 Hz to 60.5 Hz, the delay length N/n will correspondingly vary from 27.55 to
28.01 with a fixed sampling frequency of 10 kHz. The fractional delay length N/n
will degrade the harmonics suppression and deteriorate the output performance.
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To address the above issues, a VVS SHRC scheme is thus proposed to make the
tailor-made controller to be frequency adaptive. The VVS offers a flexible virtual
sampling frequency scheme for digital repetitive controllers. With such a flexible
VVS scheme, SHRC can accurately compensate for waveform distortions even with
a fractional ratio of N/n. It provides a generic solution to solve the fractional delay
issue of digital RC schemes.
The VVS design in VVS-SHRC scheme is the same as the one in Section 4.1.
Based on VVS, the new VVS-SHRC has the transfer function as:
Gnk±mRC(zv) = Kr
[cos(2πm
n
)z−
Nv
n
v − z−2
Nv
n
v ]Gf (zv)
1− 2cos(2πm
n
)z−
Nv
n
v + z−
Nv
n
v
(5.13)
where Kr is the gain of the VVS SHRC, and Gf (zv) is the phase lead compensation
that can be designed in the fractional-order form Eq. (3.10).
Comparing with the conventional SHRC [61], z−Nv/nv has the low pass filter
performance as shown in Fig. 5.4, and thus, additional low pass filter Q(z) is not
needed. Different from the multi-rate sampling method [49], aliasing and imaging
issues do not exist in VVS with a fixed system sampling period Ts.
5.4 Case study I: VVS-based ODFT-RC controlled single
phase DC/AC PWM voltage source converters
5.4.1 VVS-based ODFT-RC design
The system setup and state feedback control are the same as Section 4.3. With the
reference signal frequency fr = 60 Hz (Tr = 1/60s) and sampling frequency fs = 10
kHz (Ts = 0.1µs), the delay length for the traditional DFT-RC is the closest sampling
integer N = bTr/Tse = b166.67e = 167. From the form of VVS unit delay in Eq.
(4.3), z−1v is approximated by z−1, z−2, and z−3. The adjustable VVS period is
between Ts and 3Ts, which makes the virtual variable frequency varies between fs/3
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and fs. Delay length of Nv in the experiment is selected as 80 where the virtual
sampling period is around 2Ts. Thus VVS can have extensive frequency adjustment
range around the reference frequency. The VVS unit delay is obtained from Eq. (4.3)
as:
z−1v = 0.038z−1 + 0.993z−2 + 0.045z−3 (5.14)
Since the distortion appears mainly on 3rd, 5th, 7th, and 9th order harmonics
shown in Fig. 2.13, the selected harmonic set Nh in Eq. (5.11) is set as Nh =
1, 3, 5, 7, 9; The phase lead step Na is designed to cancel the DSP computational
delay and phase delay of plant Gp(z).
The designs of RC gain Kr and phase lead step Na can be found in [58, 60],
which are based on the accurate system modelling. In practice, the theoretical value
does not make the system work at the best state because of system uncertainty and
DSP computation delay [16, 18]. By experimental tests, the RC gain Kr is set as
Kr = 1 to achieve fast response to load or frequency change; the phase lead step
Na is selected as Na = 3, which provides phase lead compensation for model phase
lag and computational time delay. The coefficients of the ODFT filter FODFT (z) are
calculated offline. When reference frequency changes, the VVS unit delay is updated
based on Eq. (4.3).
5.4.2 Experimental results and comparison
Programmable AC power sources provide frequency and amplitude adjustable AC
voltage for different applications. Under various conditions, a high-performance
programmable AC power source is required to generate very clean sinusoidal output
voltage. The system performances are compared between the ODFT-RC and
VVS-based ODFT-RC in terms of transient response, steady-state performance, load
switch, and frequency fluctuation under different kinds of loads at variable frequencies.
• Transient response
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Figure 5.7: Transient response of the traditional DFT-RC under rectifier load under
nominal reference frequency
Figs. 5.7 and 5.8 show the transient responses and tracking errors after applying
the traditional DFT-RC and VVS-based ODFT-RC with 60 Hz reference
frequency under rectifier load, respectively. When the system operates under
state feedback control, the peak tracking error is about 50 V due to the phase
lag and magnitude error. After applying DFT-RC, the tracking error converges
in 0.06 s. Compared with the traditional DFT-RC with one-period-delay, the
proposed ODFT-RC has only half reference period delay length which leads to
about 50% improvement of the transient speed. The comparison of Figs. 5.7
and 5.8 show that the transient speed of the traditional DFT-RC is about 0.6
s while that of the proposed ODFT-RC is only about 0.25 s.
• Steady-state performance
Figs. 5.9 and 5.10 show the steady-state performance of DFT-RC and
VVS-based ODFT-RC under linear load and rectifier load for 59 Hz, 60 Hz,
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Figure 5.8: Transient response of VVS-based ODFT-RC under rectifier load under
nominal reference frequency
and 61 Hz applications. As shown in Fig. 5.9, DFT-RC is designed for 60 Hz
application, so the steady-state outputs get severe distortion when the frequency
is under 1 Hz fluctuation especially under rectifier load. Fig. 5.10 shows that
the steady-state outputs have a stable sinusoidal waveform under different kinds
of loads when the frequency is under fluctuation under VVS-based ODFT-RC.
This is because the VVS is able to adaptively adjust the virtual sampling period
according to varying frequency signal.
Table 5.1 shows the steady-state performance comparison for variable input
frequency (59 Hz, 60 Hz, and 61 Hz) between DFT-RC and VVS-based
ODFT-RC with linear load (LL) and rectifier load (RL). When reference input
frequency deviates away from 60 Hz, the advantage of VVS-based ODFT-RC
becomes significant. For 59 Hz and 61 Hz reference inputs, VVS-based
ODFT-RC has much lower tracking errors (RMS errors are less than 2 V) and
94
Figure 5.9: Steady-state performance of the traditional DFT-RC under linear load
and rectifier load for 59 Hz, 60 Hz, and 61 Hz applications
THDs (THDs are about 1 %). For the traditional DFT-RC, severe performance
degradation occurs under 59 Hz and 61 Hz input signals. Compared with the
traditional DFT-RC, VVS-based ODFT-RC under LL shows 5% (59 Hz) and
84% (61 Hz) improvement in terms of THD and 39% (59 Hz) and 78% (61 Hz)
improvement in terms of RMS tracking error. Similarly, VVS-based ODFT-RC
under RL shows 29% (59 Hz) and 83% (61 Hz) improvement in terms of THD
and 43% (59 Hz) and 77% (61 Hz) improvement in terms of RMS tracking error.
• Load switch
Figs. 5.11 and 5.12 show the transient response of VVS-based ODFT-RC under
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Figure 5.10: Steady-state performance of VVS-based ODFT-RC under linear load
and rectifier load for 59 Hz, 60 Hz, and 61 Hz applications
sudden load switches from no load to linear load and from no load to rectifier
load, respectively. The figures show that the output voltage recovers from
sudden step load change in 1 cycle (0.017 s) when the linear load is switched
on, and recovers within about 2 to 3 cycles (about 0.04 s) when rectifier load is
switched on. This demonstrates that proposed VVS-based ODFT-RC is robust
to load changes and has a quick transient response when the load changes.
• Frequency fluctuation
Figs. 5.13 and 5.14 show the transient response comparison of the traditional
DFT-RC and VVS-based ODFT-RC when the reference frequency fluctuates.
When the reference frequency changes from 60 Hz to 61 Hz, VVS-based
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Table 5.1: Steady-state performance comparison in terms of tracking error and THD
for linear load (LL) and Rectifier load (RL)
DFT-RC VVS-based ODFT-RC
RMS error (V) THD RMS error (V) THD
59 Hz
LL 4.69 1.49% 1.73 1.01%
RL 8.86 7.16% 1.92 1.13%
60 Hz
LL 1.81 1.19% 1.64 1.12%
RL 2.11 1.51% 1.93 0.92%
61 Hz
LL 3.16 1.27% 1.54 1.18%
RL 8.56 5.53% 1.68 1.14%
Figure 5.11: Sudden load switch under VVS-based ODFT-RC from no load to linear
load
ODFT-RC achieves very low tracking error and the peak-to-peak value about 10
V after a certain transient process. On the contrary, the peak-to-peak tracking
error of the traditional DFT-RC is about 30 V after the transient process.
Therefore, the proposed VVS-based ODFT-RC shows significantly improved
frequency adaptability with the reference frequency changing.
97
Figure 5.12: Sudden load switch under VVS-based ODFT-RC from no load to rectifier
load
5.5 Case study II: VVS-based nk ± m order harmonic RC
controlled single phase DC/AC PWM voltage source
converters
5.5.1 Three-phase DC/AC power converter modeling and state
feedback control
Fig. 5.15 shows a VVS (6k ± 1)-order SHRC controlled three-phase programmable
DC/AC converter, where En is the DC bus voltage, and L and C form a three-phase
LC filter. The performance of the AC source is tested under a linear load of R and a
nonlinear rectifier load with diodes, Cr, and Rr. The output voltage Vab, Vbc, and Vca,
and inductor current ILa, ILb, and ILc are two states for the state feedback controller.
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Figure 5.13: Sudden frequency change of the traditional DFT-RC under rectifier load
Figure 5.14: Sudden frequency change of VVS-based ODFT-RC under rectifier load
The state space representation of the three-phase PWM converter with linear load
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Figure 5.15: Plug-in VVS (6k ± 1)-order SHRC-controlled converter system.
shown in Fig. 5.15 can be described as:
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1
2RC
−1
2RC 0 0
1
C
0
0 12RC
−1
2RC 0 0
1
C
−1
L
0 0 0 0 0
0 −1
L
0 0 0 0
0 0 −1
L
0 0 0


vab
vbc
vca
iLa
iLb
iLc

+

0 0 0
0 0 0
0 0 0
1
L
0 0
0 1
L
0
0 0 1
L


VAB
VBC
VCA

(5.15)
where VAB, VBC and VCA are the PWM-modulated voltages with values of either En
100
or −En, and R,C, L are the load resistor, filter capacitor, and filter inductor of each
phase.
When three-phase loads are balanced, Eq. (5.15) can be transform into the
αβ-stationary reference frame [3] as:
v̇α
i̇α
v̇β
i̇β

=

−1
3RC
1
3C 0 0
−1
L
0 0 0
0 0 −13RC
1
3C
0 0 −1
L
0


vα
iα
vβ
iβ

+

0 0
En
L
0
0 0
0 En
L

uα
uβ
 (5.16)
where state variables vα, vβ, iα, and iβ are the output voltages and the inductor
currents in the αβ-reference frame. The vector [uα uβ]T is the corresponding control
vector. Eq. (5.16) can be treated as two independent systems with the same state
space as: v(k + 1)
i(k + 1)
 =
ϕ11 ϕ12
ϕ21 ϕ22

v(k)
i(k)
+
g1
g2
u(k) (5.17)
where v = vα or vβ, i = iα or iβ, u = uα or uβ, and the coefficients ϕ11 = 1 −
Ts/(3RC)+T 2s /(18R2C2)−T 2s /(6LC), ϕ12 = Ts/(3C)−T 2s /(18RC2), ϕ21 = −Ts/L+
T 2s /(6RLC), ϕ22 = 1− T 2s /(6LC), g1 = EnT 2s /(6LC), g2 = EnTs/L [115].
The SFC has the form as
u = −k1v(k)− k2i(k) + gvref (k) (5.18)
where k1, k2 and g are the SFC parameters, vref is the reference sinusoidal voltage.
With the controller given in Eq. (5.18), the transfer function can be rewritten as:
G(z) = m1z +m2
z2 + p1z + p2
(5.19)
where p1 = −(ϕ22 − g2k2) − (ϕ11 − g1k1), p2 = (ϕ11 − g1k1)(ϕ22 − g2k2) − (ϕ12 −
g1k2)(ϕ21 − g2k1), m1 = g1k, m2 = g2k − g1k(ϕ22 − g2k2) [115].
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With the system parameters in Table 5.2, the system transfer function is obtained
as
G(z) = 0.5971z + 0.0058
z2 − 0.8116z (5.20)
Table 5.2: System parameters.
Parameter Value Parameter Value
DC voltage, En 400 V Inductor, L 3 mH
Capacitor, C 10 µF PWM frequency 10 kHz
Sampling frequency, fs 10 kHz Linear load, R 200 Ω
Rectifier capacitor Cr 60 µF Rectifier inductor Lr 3 mH
Rectifier resistance Rr 200 Ω
The feedback control system is stable with poles p1 = 0, p2 = 0.81 in the unit
cycle. When only the feedback controller is adopted, a severe phase lag and high
distortion are observed in the output waveform under linear load and rectifier load
conditions, as shown in Fig. 5.16. Due to the structure of the 6-pulse commutation,
the major distortion components appear at frequencies of 6k ± 1, as observed in the
fast Fourier transform (FFT) analysis in Fig. 5.16 (the bottom ones).
Figure 5.16: Experimental results of the three-phase converter with the state feedback
control under (a) a linear load and (b) a nonlinear load.
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5.5.2 VVS (6k ± 1)-order SHRC design
With the reference signal frequency fr = 60 Hz (Tr = 1/60 s) and the sampling
frequency fs = 10 kHz (Ts = 0.1 ms), the VVS delay length Nv is selected as 84,
which is an integer multiple of n = 4. The selected delay length of Nv also makes the
VVS frequency around the middle of fs/3 and fs, which ensures that the proposed
VVS SHRC has a large adjustment range. The VVS unit delay is obtained from Eq.
(4.3) as:
z−1v = 0.0081z−1 + 0.9997z−2 − 0.0078z−3 (5.21)
The next step is to choose the RC gain Kr and build the linear phase-lead filter
Gf (zv). Kr is selected as 0.5 to achieve fast transient response after applying the
VVS (6k± 1)-order SHRC. Note that Gf (zv) will be used to compensate for not only
the phase lag of the system model but also certain unmodeled delays in the system.
The phase lead of Gf (zv) is designed following the analysis in [58], by measuring the
actual system phase lag. The final phase lead is selected as:
Gf (zv) = z2.2v ≈ −0.048z1v + 0.864z2v + 0.216z3v − 0.032z4v (5.22)
5.5.3 Experiment result and comparison
5.5.3.1 Transient response
Fig. 5.17 shows the transient response and tracking error after applying the proposed
VVS (6k± 1)-order SHRC under (a) a linear load and (b) a rectifier load. When the
system operates with only SFC, the large tracking error is about 40 V due to severe
phase lag and magnitude error. After applying the VVS (6k ± 1)-order SHRC, the
tracking error converges effectively. It shows that the system tracking error reduces
significantly and becomes stable within about 5-6 cycles or 0.1-0.12 seconds.
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Figure 5.17: Transient response after applying the three-phase VVS SHRC.
5.5.3.2 Steady-state performance
Figure 5.18: Steady-state performance of the three-phase conventional SHRC with
SHRC under (a) a linear load and (b) a rectifier load.
Figs. 5.18 and 5.19 show the steady-state performance of the three-phase (6k ±
1)-order SHRC without and with the VVS scheme under (a) a linear load and (b)
a rectifier load. Comparing with the SFC performance in Fig. 5.16, the major
distortion that locates at (6k ± 1)-order harmonics have been eliminated with the
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Figure 5.19: Steady-state performance of the three-phase VVS-SHRC under (a) a
linear load and (b) a rectifier load
SHRC. However, the SHRC still cannot achieve an accurate steady tracking, as shown
in Fig. 5.16, because of the inaccuracy of the delay length −N/n. Due to the precise
phase compensation for delay time by VVS strategy, the VVS (6k ± 1)-order SHRC
provides the most accurate voltage tracking and the least distortion, as shown in Fig.
5.19.
To evaluate the PWM converter steady-state performance, the tracking error in
root mean square (RMS) and THD are considered. The steady-state performance of
the SFC, the conventional SHRC, and the VVS SHRC are summarized and compared
in Table 5.3. By applying the conventional SHRC, the tracking errors are 5.43
V and 5.94 V for the linear and the rectifier load, and the THD are 3.22% and
4.11%, respectively. With the VVS SHRC, the tracking errors have 52.3% and 44.9%
improvement over that of the conventional SHRC under the linear and the rectifier
load, and the THD improvement is 68.9% and 50.9%, respectively.
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Table 5.3: Steady state performance of the SFC, the conventional SHRC, and the
VVS SHRC.
SFC 6k ± 1 RC VVS 6k ± 1 RC
Linear load
RMS error 23.77 V 5.43 V 2.59 V
THD 2.34% 3.22% 1 %
Rectifier load
RMS error 26.62 V 5.94 V 3.27 V
THD 6.17% 4.11% 2.02 %
Figure 5.20: Sudden load change between a linear load and no load of the converter
with the proposed VVS SHRC
5.5.3.3 Sudden load switch
Figs. 5.20 and 5.21 show the performance of the VVS SHRC under a sudden load
change. The output voltage recovers to the stable state with limited tracking errors
after several cycles of fluctuation. The experimental results verify the robustness of
the proposed VVS SHRC.
5.5.3.4 Frequency adaptation
Figs. 5.22 and 5.23 show the transient response comparison of the conventional
SHRC and the VVS SHRC when the reference frequency fluctuates. With reference
frequency changing from 60 Hz to 61 Hz, the VVS SHRC achieves 1.02 % THD and
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Figure 5.21: Sudden load change between a rectifier load and no load of the converter
with the proposed VVS SHRC
Figure 5.22: Performance of the power converter with the conventional SHRC under
a linear load, where the frequency changes from 60 Hz to 61 Hz.
2.63 V RMS tracking error after a certain transient process. On the contrary, the
RMS tracking error and the THD of the conventional SHRC are 6.80 V and 3.11
% when it reaches the steady state. Therefore, the proposed VVS SHRC is able to
adapt to the disturbance from frequency fluctuations. The results are summarized in
the Table 5.4.
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Figure 5.23: Performance of the power converter with the proposed VVS SHRC under
a linear load, where the frequency changes from 60 Hz to 61 Hz.
Table 5.4: Steady state performance Comparison between the conventional SHRC
and the VVS SHRC at 61 Hz.
6k ± 1 RC VVS 6k ± 1 RC
RMS tracking error 6.80 V 2.63V
THD 3.11% 1.02 %
5.6 Summary
This chapter proposes two VVS based selective harmonic repetitive control schemes,
VVS-based ODFT-RC and VVS-based nk ± m order RC. The VVS offers a
generic solution for enabling the selective harmonic RC to compensate for power
harmonics with high control accuracy while maintaining fast dynamics, guaranteeing
strong robustness, and being feasible for implementation in the presence of the
fractional ratio of the sampling frequency to the fundamental reference frequency
or time-varying reference frequency. Two applications, single-phase DC/AC power
converter and three-phase DC/AC power converter, are implemented to demonstrate
the effectiveness of the two proposed schemes. Comparing with hardware-based
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variable sampling period methods, the proposed VVS period is approximated by
software and, therefore, is simpler and more cost-efficient. Since the proposed
ODFT-RC has an only half number of delay elements of the ones in traditional
DFT-RC, it has about two times faster transient response than conventional DFT-RC.
Experimental results also show that the two VVS-based RC schemes offer better
tracking performance and faster transient performance than traditional SHRC
schemes especially when the frequency is under fluctuation.
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Chapter 6
Applications of Fractional-order RC and
VVS-RC
In this chapter, fractional order RC and VVS-based RC are applied to two different
power converter applications, single phase AC/DC power converter, and single-phase
grid-connected converter. The applications are also affected by fractional frequency
ratio and frequency fluctuation when repetitive control schemes are employed.
6.1 Application I: single phase AC/DC power converter
6.1.1 Introduction
In the AC/DC power converter, the control scheme has two loops, voltage loop
and current loop. Voltage control loop, also known as an outer loop, regulates
the capacitor voltage to the desired DC voltage. A current factor, generated from
the voltage controller, is transferred to the inner current control loop to produce
the desired current amplitude [116–124]. In the current loop, the desired current
waveform is still a sinusoidal signal so that RC schemes can improve the AC
steady-state performance. In practical AC/DC applications, the frequency fluctuation
issue exists in many systems, such as wind turbine generator [98, 125, 126], microgrid
converter [127, 128], and so on. This is a challenging problem that can deteriorate
the control performance or make the system unstable and, therefore, needs advanced
control schemes.
Fig. 6.1 shows the AC/DC power converter, where E is the AC voltage source,
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Figure 6.1: AC/DC power converter
L, C, and R are the inductor, capacitor, and resistor respectively. Note that, the
desired DC voltage should be larger than the peak value of AC voltage,
√
2E.
6.1.2 Modeling and convetional controller design
Figure 6.2: Control diagram for AC/DC power converter
Fig. 6.2 shows the control diagram for AC/DC power converterm, where v is
the capacitor voltage measurement, E is the AC voltage measurement, iL is the
inductor current measurement, V ∗dc is the desired DC voltage, sin(ωt) is phase of
the AC voltage generated from phase lock loop (PLL) unit, inner current controller
Gi, and outer voltage controller Go. Two controllers need to be designed for the
AC/DC power converter: inner current controller Gi and outer voltage controller Go.
The measurements of capacitor voltage V and inductor current iL are normalized by
divided the designed DC voltage V ∗dc. The outer controller is the voltage controller
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for the output DC voltage. The inner controller is to regulate the AC current for
the inductor current iL. The AC source voltage E needs to be measured to obtain
the desired AC current phase of the inductor, which is to ensure the power flow is
from the AC side to the DC side. The detailed description of these two controllers is
introduced as follow:
• Outer controller design
For the AC/DC power converter, the output voltage controller is mainly to
regulate the power flow from the AC side to the DC side and to keep the DC
voltage at the desired DC voltage. The conventional PI controller is usually
implemented as the outer voltage controller because the PI controller is able to
achieve a zero steady state for step response.
To design the PI controller, the power dynamics of the DC capacitor is derived
as:
d
dt
ECDC = PAC − Ploss − Pload (6.1)
where ECDC = 12CV
2 is the stored energy inside the DC capacitor, PAC =
GE2RMS is the power of the AC source (ERMS is the RMS voltage of AC source, G
is the voltage controller output that represents the desired AC current amplitude
proportional to the source input voltage E), Ploss is the power loss inside the
power converter, which will be ignored in the following analysis, and Pload =
V 2/R is the power consumption on the resistor load. The power dynamics has
the form as following:
1
2C
d
dt
V 2 = G · E2RMS −
V 2
R
(6.2)
As shown, the power dynamics are a nonlinear differential equation, which needs
to be linearized. In practice, the DC side voltage V is almost a constant with
only high frequency ripple, which can be represented as V = V̄ + v, and the
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voltage controller output G also can be respesent as G = Ḡ + g, where the V̄
and Ḡ are the main part and v and g are the small value part. Therefore the
power dynamics Eq. (6.2) can be simplified as:
1
2C
d
dt
V 2 = G · E2RMS −
V 2
R
1
2C
d
dt
(V̄ + v)2 = (Ḡ+ g)E2RMS −
(V̄ + v)2
R
C(V̄ + v)dv
dt
= (Ḡ+ g)E2RMS −
V̄ 2 + 2V̄ v + v2
R
(6.3)
Because at the steady state, the main part of the input and output power are
balanced, Ḡ · E2RMS = V̄ 2/R. By ignoring the small part, V̄ + v ≈ V̄ . The
power dynamics become:
v
g
= R · E
2
RMS
2V̄
1
1 + s · C R2
(6.4)
The transfer function (6.4) can be used in the design of the outer controller. PI
controller design is to make the system have some certain phase margin, and
gain margin, and certain cutoff frequency. [108, 129–131].
The output of the outer voltage controller is only related to the amplitude of
the reference inductor current. The output must have the same phase and
frequency as the AC voltage source to make sure the power flow transfers from
the AC side to DC side. The phase and frequency are extraced using phase
locked loop (PLL) [132–135]
• Inner controller design
The current control loop needs to be much faster than the voltage controller.
The deadbeat (DB) controller [136–138], which is an easy design method for
quick response system, is used for the inner current controller.
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Considering the inductor current of iL in Fig. 6.1, the current difference
equation is:
L
i(k + 1)− i(k)
Ts
= E(k)− u(k) (6.5)
where E(k) and u(k) are the current sampled AC power voltage and full bridge
voltage, respectively.
Because the difference equation is of the first order, the controlled voltage u(k)
is derived by replacing the next step inductor current with the desired current
iref (k) as:
L
iref (k)− i(k)
Ts
= E(k)− u(k)
u(k) = E − L
Ts
(
iref (k)− i(k)
) (6.6)
Based on the PWM modulation in Fig. 2.11, the duty circle of the upper IGBTs
S1 and S3 are:
d(t) = 12(
u(t)
v(t) + 1) (6.7)
And the lower IGBTs S2 and S4 operate at the opposite state.
6.1.3 CRC and VVS-based RC controller design
For the outer loop, the reference is the DC voltage. Therefore, the PI controller
can track the step response of the DC reference voltage based on the theorem of the
internal model principle.
For the inner loop, the reference is an AC sinusoidal current signal. The DB
controller enables the system to track the reference current with minimum steps.
However, the DB current controller is based on the accurate nominal model of the
PWM rectifier. In practice, uncertainties exist in converter parameters, such as
inductor uncertainty ∆L, capacitor uncertainty ∆C, and resistor uncertainty ∆R.
These uncertainties degrade the performance of the DB controller.
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To improve the inner current controller performance with the periodic signal
reference under frequency fluctuation, the VVS-based RC is employed as a
feed-forward controller. Fig. 6.3 shows the structure of the overall system.
Figure 6.3: Control diagram with VVS-based RC for AC/DC power converter
The design of the VVS-based RC follows the same design procedure as described
in Section 4.2.
6.1.4 Controller parameter design for AC/DC experiment
The experiment parameters are listed in Table. 6.1. To avoid the influence of limited
cycling oscillation [139, 140], the PWM frequency is selected as 13 kHz, which is
different from the sampling frequency of 10 kHz.
Table 6.1: System Parameters.
Parameter Value Parameter Value
AC voltage, En 50 V Inductor, L 3 mH
Capacitor, C 2200 µF PWM frequency 13 kHz
Sampling frequency, fs 10 kHz Linear load, R 200 Ω
Desired DC voltage, V ∗dc 100 V Desired AC source frequency, fr 60 Hz
• Inner current loop controller parameter
The inner current loop needs to be designed firstly while the outer voltage loop
output is set as a constant value of G. Based on Eqs. (6.6) and (6.7), the duty
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circle d(t) shoule be :
u(k) = E − 30
(
iref (k)− i(k)
)
d(t) = 12(
u(t)
v(t) + 1)
(6.8)
• Outer voltage loop controller parameter
For outer voltage loop controller design, the transfer function from voltage
controller output g to the capacitor voltage v is:
Ggv(s) = 2500
1
1 + 0.22s (6.9)
The discrete-time form of the transfer function Ggv is
Ggv(z) =
1.136
z − 0.9995 (6.10)
The PI controller has the form of:
GO(z) = Kp +Ki
Ts
2
z + 1
z − 1 (6.11)
By presetting the cutoff frequency as 5 kHz and the phase margin as 80 degree,
the PI controller parameters are designed as:
Kp = 0.01, Ki = 0.2 (6.12)
Fig. 6.4 shows the Bode plot. The figure shows that the designed PI controller
has the cutoff frequency at 3.14 × 104 rad/s (5 kHz), gain margin of 44.9 dB,
and phase margin of 82.1 degree.
• VVS-based RC
For VVS-based RC, the virtual variable sampling unit number is defined as 80,
i.e., Nv = 80. Then, the VVS unit delay z−1v is determined. Here, the third
order VVS unit delay is selected as the delay unit, which has the form of:
z−1v = a1z−1 + a2z−2 + a3z−3 (6.13)
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Figure 6.4: Bode plot of outer voltage PI controller
where the coefficients are defined by the Larange interpolation method as:
ai =
3∏
j=1,j 6=i
Tv − iTs
jTs − iTs
(6.14)
where the system sampling period Ts = 10−4 s and the virtual variable sampling
period Tv = 1Nv×f . The AC voltage frequency f is measured by the PLL unit.
The phase lead compensation for this case is set as γ = 2, and RC gain Kr is
set as 0.5.
Then the transfer function of VVS-based RC is:
GV V S−based RC(zv) = 0.5
z−78v
1− z−80v
(6.15)
6.1.5 Experimental results
The experimental studies are conducted for different inner current loop controllers
under the same outer voltage loop controller parameter. The inner current controllers
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are DB controller, DB with CRC, and DB with VVS-based RC. The CRC design is
based on the standard 60 Hz frequency condition.
The experiment first tests all controllers under 60 Hz. Then, frequency
fluctuations from 60 Hz to 61 Hz and from 60 Hz to 59 Hz are added to test their
frequency adaptation capabilities.
• Deadbeat current controller
Figure 6.5: DC voltage response under DB current controller
Fig. 6.5 shows the DC voltage response. The DB controller is put into use from
1.7 s. Before that, the IGBTs of full bridge perform as the diode rectifier. After
the DB controller takes effect, the DC voltage responds quickly to the desired
100 V with about 10 V voltage ripple.
The inductor current performance is shown in Fig. 6.6. The upper figure shows
inductor current and AC source voltage. The result shows the inductor current
has the same phase with that of the AC voltage source, which enables the power
flow transfer from the AC side to DC side with power factor around 1. However,
the bottom figure shows that the inductor current still has certain tracking error
and noticeable distortion. The RMS value of the current tracking RMS error is
0.402 A and THD is 1.02%.
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Figure 6.6: Inductor current performance under DB current controller
• Deadbeat controller with CRC
Figure 6.7: The inductor tracking error after applying CRC
After the system under DB controller becomes stable, the CRC is applied to
further improve the performance. Fig. 6.7 shows the transient response of
current tracking error from DB current controller to DB with CRC controller.
When CRC is put into use at 3.85 s on the current loop, the tracking error
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decreases dramatically. The CRC controller design is based on the reference
frequency of 60 Hz, which leads to the delay length N = fs/fr = 166.67 ≈ 167.
Figure 6.8: DC voltage response under DB current controller with CRC for 60 Hz
AC voltage
Fig. 6.8 shows the DC voltage response after DB with CRC current loop
controller is put into use. The DC response has a certain overshoot comparing
with the results in Fig. 6.5. The reason of the overshoot is that the plug-in CRC
leads to the increase of the feedback gain. This slight difference will recover very
quickly because of the feedback control of DB and CRC.
The AC current under DB with CRC is shown in Fig. 6.9. Comparing the
results in Fig. 6.6, the tracking error and THD decrease remarkably: tracking
RMS error drops from 0.402 A to 0.043 A, and THD drops from 7.69 % to 1.02
%.
• Deadbeat controller with VVS-based RC
Fig. 6.10 shows the transient current tracking error response after VVS-RC is
put into use. The AC current error converges quickly in about 0.1 s, which is
about six cycles.
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Figure 6.9: Inductor current performance under DB current controller with CRC for
60 Hz AC voltage
Figs. 6.11 and 6.12 show the DC voltage respones and AC current under DB
and VVS-based RC current controller. Under 60 Hz AC voltage source, the
VVS-RC and CRC performance are compariable. The VVS-RC has 0.041 A
tracking RMS error and 1.06 % of THD. However, under frequency fluctuation
scenario, the VVS-RC will show its advantage.
• Performance comparison of the above three control under frequency fluctuation
Fig. 6.13 shows two examples with linear frequency fluctuation: frequency
changes from 60 Hz to 61 Hz and from 60 Hz to 59 Hz. Under frequency
fluctuation, the tracking error will increases obviously when the AC voltage
frequency deviates away from the desired 60 Hz frequency.
Fig. 6.15 shows the AC current of CRC under 59 Hz and 61 Hz AC power
source. Because CRC does not have frequency adaptation capability, the control
performance in terms of tracking error and THD are both increasing. At 59
121
Figure 6.10: The inductor tracking error after applying VVS-based RC
Figure 6.11: DC voltage response under DB current controller with VVS-based RC
for 60 Hz AC voltage
Hz, the tracking RMS error increases from 0.043 A at 60 Hz to 0.099, and THD
increases from 1.02% to 4.49%. Similarly, at 61 Hz, the tracking error is 0.123
A and THD is 6.65%. In both cases, the performance severely decreases when
the system is working at a frequency deviates from the desired frequency.
Fig. 6.15 shows the AC current tracking RMS error under the linear frequency
change of AC voltage source. When the frequency changes from 60 Hz to 61 Hz
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Figure 6.12: Inductor current performance under DB current controller with
VVS-based RC for 60 Hz AC voltage
Figure 6.13: Inductor current performance under DB current controller with CRC
for AC frequenc linear change: from 60 Hz to 61 Hz, and from 60 Hz to 59 Hz
or from 60 Hz to 59 Hz, the AC current tracking RMS error remains at very low
values. This is because the VVS method offers RC the frequency adaptation
capability. The AC current is shown in Fig. 6.16. From the result, the AC
current results show very little difference under different AC voltage frequency.
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Figure 6.14: Inductor current performance under DB current controller with CRC
under 59 Hz and 61 Hz AC power source
Figure 6.15: Inductor current performance under DB current controller with
VVS-based RC for AC frequenc linear change: from 60 Hz to 61 Hz, and from 60 Hz
to 59 Hz
The comparison of the steady-state result comparisons of tracking RMS error
and THD are tabulated in Tables. 6.2 and 6.3, respectively. The CRC
and VVS-RC have the similar performance at 60 Hz; however, when the
AC frequency deviates away from the desired frequency, the steady-state
performance degrades dramatically.
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Figure 6.16: Inductor current performance under DB current controller with
VVS-based RC under 59 Hz and 61 Hz AC power source
Table 6.2: Steady state tracking error (A) in RMS between the CRC and the VVS-RC
at 59 Hz, 60 Hz, and 61 Hz.
59 Hz 60 Hz 61 Hz
CRC 0.099 0.043 0.123
VVS-RC 0.041 0.041 0.040
Table 6.3: Steady state THD between the CRC and the VVS-RC at 59 Hz, 60 Hz,
and 61 Hz.
59 Hz 60 Hz 61 Hz
CRC 4.49% 1.02% 6.65%
VVS-RC 1.03% 1.06% 0.98%
6.2 Application II: single-phase grid-connected power converter
6.2.1 Introduction
Distributed power generations, based on renewable resources, play a prominent place
in the modern microgrid. The grid-connected power converters, transferring power
between grid and loads or generators, must provide a high-quality current with low
THD and small phase error so that the grid will not be disturbed [141–148]. The
controllers for grid-connected power converters must have the capabilities to adapt
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the grid properties, e.g., grid frequency variations and voltage drops.
Figure 6.17: Grid-connected power converter
A typical application of grid-connected converter is shown in Fig. 6.17, in which
En is the DC voltage source that represents a renewable power source such as the
voltage from solar panels. The power converter is a typical H-bridge IGBT converter,
which is similar to the one in previous chapters. Through an inductor L, it is
connected to the power grid with an isolation transformer Lg. The voltage of the
grid isolation inductor, ug, inductor current, il, and DC voltage En needs to be
measured for controller design. When the inductor iL has the same phase as the grid
voltage, the power will transfer from the DC side to the grid. If the phases of iL and
the grid voltage are opposite, the power flow is from the grid to the DC side.
To generate high-quality AC currents, the DB controller is first designed to
stabilize the power system. To improve the AC current quality, the RC schemes
are employed When the ratio of the sampling frequency and the grid frequency is not
an integer, the RC performance will degrade. To show the effectiveness of FORC and
VVS-based RC, the experiments are presented and compared at different frequencies
in the following sections.
6.2.2 Modeling and conventional controller design
The conventional control scheme is shown in Fig. 6.18. The reference current
amplitude of Iref determines the amplitude of the transferred power. The phase
of the desired inductor current is generated from the grid voltage ug through PLL.
The parameters of grid-connected power converter are listed:
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Figure 6.18: The deadbeat controller for grid-connected power converter
Table 6.4: System Parameters.
Parameter Value Parameter Value
DC voltage, En 100 V Inductor, L 3 mH
Capacitor, C 2200 µF PWM frequency 13 kHz
Sampling frequency, fs 10 kHz Linear load, R 200 Ω
Grid voltage, ug 50 V Grid frequency, fr 60 Hz
Reference current (peak) 0.5 A
For the current controller, a DB controller is used for the current loop to achieve
a quick and stable response.
The difference equation for inductor current is:
L
iL(k + 1)− iL(k)
Ts
= uinv(k)− ug(k) (6.16)
By replacing the the next step inductor current iL(k + 1) with the current step
reference inductor current iref (k), we have:
L
iref (k)− iL(k)
Ts
= uinv(k)− ug(k) (6.17)
Then the inverter voltage is:
uinv(k) = hg(k)−
L
Ts
(iref (k)− iL(k)) (6.18)
By using the same equation as Eq. (6.7), the power converter duty cycle can be
obtained.
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6.2.3 RC controllers design for current controller
To overcome the limitation that DB controller requires accurate modelling, RC
schemes are implemented to improve the current response performance. For this
application, three RC schemes, CRC, FORC, and VVS-based RC, are studied and
compared.
Figure 6.19: The deadbeat controller with plug-in VVS-based RC for grid-connected
power converter
For CRC, the delay length rounds to the closest integer ratio between the sampling
frequency and the grid frequency, N = fs/fr ≈ 167. The phase lead step is set as
γ = 3, and RC gain is set as 0.5. The transfer function of CRC is:
GCRC(z) = 0.5
z−163(0.25 + 0.5z−1 + 0.25z−2)
z−166(0.25 + 0.5z−1 + 0.25z−2)− 1 (6.19)
Since fs/fr leads to a fractional frequency ratio, FORC and VVS-RC are also
implemented. For FORC, the fractional delay is approximated by Eqs. (3.11) and
(3.12) as:
z−166.667 ≈ −0.05z−165 + 0.37z−166 + 0.74z−167 − 0.06z−168 (6.20)
Then, the transfer function of FORC with the same phase lead γ = 3 is:
GFORC = 0.5
(−0.05z−161 + 0.37z−162 + 0.74z−163 − 0.06z−164)Q(z)
(−0.05z−164 + 0.37z−165 + 0.74z−166 − 0.06z−167)Q(z)− 1 (6.21)
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where the low pass filter is set as: Q(z) = 0.25z−1 + 0.5 + 0.25z.
For VVS-based RC, the VVS delay length chooses as Nv = 80. The VVS delay
unit based on Eq. (4.2) is:
zv = −0.0382z−1 + 0.9931z−2 + 0.0451z−3 (6.22)
Choosing the phase lead as z2v and RC gain as 0.5, the transfer function of
VVS-based RC is:
GV V SRC = 0.5
z−78v
z−80v − 1
(6.23)
6.2.4 Experimental comparison
The experiments are conducted under four different control schemes: under only DB
controller, and DB with CRC, FORC, and VVS-based RC. For the CRC scheme, the
delay length is chosen as the closest integer frequency ratio of the sampling frequency
to the grid frequency.
• DB controller
Figure 6.20: The steady state response of grid-connected power converter under DB
controller
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Under DB controller, the system gets a steady inductor current response as
shown in Fig. 6.20. As mentioned early, DB controller relies on an accurate
system model of the system. Because of model inaccuracy caused by model
structure, model parameters, and unmodeled parts, DB response is not very
good as shown in Fig. 6.20. The inductor current has severe distortion and
certain phase lag compared with the grid voltage. The current tracking error
in RMS is 0.1417 A, THD is 18.6%, and the power factor is 0.9283. To improve
the tracking result and to decrease the distortion, RC schemes are introduced.
• DB with CRC
Figure 6.21: The inductor current tracking error transient response of grid-connected
power converter under DB and CRC controllers
The CRC is put into use at 4s. Fig. 6.21 shows that the tracking error has a
noticeable decrease. the tracking error decreases obviously from Fig. 6.21. The
current tracking error in RMS decreases from 0.1417 A to 0.1268 A.
Fig. 6.22 shows the steady-state response of grid-connected power converter
under DB and CRC controllers. The figure shows that there is no noticeable
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Figure 6.22: The steady state response of grid-connected power converter under DB
and CRC controllers
improvement. The main reason is that CRC introduces inaccurate integer delay
length. The phase lag still exists, which leads to a low power factor of 0.9337,
and a high THD of 16.36 %.
• DB with FORC
To achieve an accurate delay length in RC scheme, FORC is employed to replace
the CRC in Fig. 6.19. As discussed in Chapter 3, FORC is able to approximate
a fractional delay in digital form. An additional low pass filter is necessary to
stabilize the whole system.
Fig. 6.24 shows the inductor current tracking transient error response after
applying FORC at 3.2 s. The current tracking error in RMS decreases from
0.1417 A to 0.0871 A, which is about 38.5% improvement.
Fig. 6.23 shows the steady-state response of grid-connected power converter
under DB and FORC controllers. Compared with the previous two cases, the
steady state response shows noticeable improvement. The phase lag is also
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Figure 6.23: The steady state response of grid-connected power converter under DB
and FORC controllers
reduced, which increases the power factor from 0.9283 under DB controller
to 0.9697. The waveform also shows less distortion with a THD of 6.52 %,
compared with THD of 18.6% under DB controller
• DB with VVS-based RC
Fig. 6.25 shows the inductor current tracking transient error response of
grid-connected power converter under DB and VVSRC controllers. The
VVS-based RC is put into use at 3.7 s. The current tracking RMS error
decreases dramatically from 0.1417 A to 0.0826 A, which is about 41.7 %
improvement.
Fig. 6.26 shows the steady-state response of grid-connected power converter
under DB and VVSRC controllers. It shows that phase lag, and waveform
distortion reaches the smallest in these results. With the same accurate
fractional RC period, VVS-RC has better performance in signal filtering and
tracking control than FORC. The THD of VVS-RC is 3.98% comparing with
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Figure 6.24: The inductor current tracking error transient response of grid-connected
power converter under DB and FORC controllers
Figure 6.25: The inductor current tracking error transient response of grid-connected
power converter under DB and VVSRC controllers
6.53% of FORC; the power factor of VVS-based RC is 0.9742 compared with
0.9697 of FORC.
Table 6.5 summarizes the steady-state performance in terms of tracking RMS
error and THD for DB, DB with CRC, DB with FORC, and DB with VVS-RC. The
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Figure 6.26: The steady state response of grid-connected power converter under DB
and VVS-based RC controllers
Table 6.5: Steady state tracking RMS error, THD, and power factor of inductor
current IL when DB, DB with CRC, DB with FORC, and DB with VVS-based RC
are employed
DB CRC FORC VVS-based RC
Tracking RMS error (A) 0.1417 0.1268 0.0871 0.0826
THD 18.6 % 18.4 % 6.52 % 3.98 %
Power factor 0.9283 0.9337 0.9697 0.9742
comparison shows the advantages of VVS-based RC.
6.3 Summary
In this chapter, a few previously proposed RC schemes are applied to two new
power electronics applications: single-phase AC/DC power converter and single-phase
grid-connected power converter. For AC/DC converter, although the reference signal
is a DC signal, AC reference signal exists in the system, and the system also
suffers from the influence of the fractional frequency ratio of the sampling frequency
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to the reference frequency and the frequency fluctuation of the AC power source.
The VVS-RC shows excellent capabilities to address these issues. For single-phase,
grid-connected power converter, VVS-RC and FORC show the excellent tracking
result for AC inductor current under fractional ratio situation. Compared with
FORC, VVS-RC has better noise filtering performance that leads to better tracking
performance.
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Chapter 7
Conclusion and future works
The intent of this chapter is to emphasis the main contribution of this thesis and
prospect on controller design for power electronics.
7.1 Conclusions
In this thesis, two kinds of improved design methods, fractional order delay, and
virtual variable sampling are employed to repetitive control and two selective
harmonic RC schemes to enable RCs to achieve accurate compensation and frequency
adaptation.
The fractional order delay approximates the non-integral delay part by building up
a finite impulse response filter with the method of Lagrange polynomial interpolation.
This fractional order design not only applies to the period delay unit but also to phase
lead compensation. The accurate period delay and phase lead compensation show
a distinct improvement on RC steady-state performance, and also allow RC to be
frequency adaptive at a limited range.
To achieve an essential solution to the problem of delay accuracy, the virtual
variable method is presented in Chapter 4. Based on VVS, RC can be implemented
with a virtual variable sampling period that is different from the system sampling
period. Comparing with variable sampling period methods that are achieved in
hardware, the virtual variable sampling period is approximated by software and,
therefore, is simpler and more economical. In contrast to fractional-order RC in
previous works, this method is more flexible and can deal with signals with more
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extensive frequency variation range.
To improve the system stability and eliminate harmonic distortion more efficiently,
DFT-RC scheme is discussed in Chapter 5. By applying VVS on DFT-RC scheme,
selective harmonic RCs are no longer sensitive to both sampling frequency and
the reference frequency. Moreover, an ODFT-RC is proposed, which has an only
half number of delay elements comparing with the traditional DFT based selective
harmonic RC, and then leads to up to two times faster transient response.
Beside single-phase and three-phase DC/AC power converters, the RC schemes
are also applicable to single-phase AC/DC power converter and single-phase
grid-connected power electronics. The results are presented in Chapter 6, and
these results demonstrate the effectiveness and advantages of the proposed VVS-RC
schemes. Because of the fractional frequency ratio of the sampling frequency to
the reference frequency, the CRC cannot guarantee the tracking performance. The
VVS-RC schemes, on the other hand, show their capabilities and flexibilities in dealing
with fractional frequency ratio and frequency fluctuations.
7.2 Prospect
Although many aspects of repetitive controller design have been introduced in this
thesis for power electronics applications, there are still a lot of possibilities for
technology improvement:
• The power converter modeling still suffers from uncertainty disturbance, which
influences the repetitive control parameter setting. In practice, some of the
parameters are tuning using the method of trial and error. Detailed research
should also be done on the power converter modeling and circuit uncertainty
estimation.
• The VVS unit and fractional-order phase-lead estimation use the method of
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Lagrange interpolation method, and this method is simple to implement but a
little sensitive to the noise. In the future, many other polynomial interpolation
methods should be compared on the VVS and fractional-order RC scheme.
• The ideas of repetitive control and iterative control have only limited
applications on repeated conducts or iterative actions. It is because that the
repeated or iterative learning is supposed to only base on physical repeated
experimental results. The application requirements of repetitive or iterative
control have restricted their method applications. However, for a non-periodic
reference signal process, the simulation process can be done many times
identically. After multiple simulations based on the same reference signal,
the control performance can also be improved by using the iterative learning
method. Therefore, the repetitive or iterative control method can expend to
the model-based algorithm and be applied to more and more implementations,
e.g. autonomous vehicle and robotics area.
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